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Abstract
It is getting increasingly difficult to verify processors and guarantee subsequent re-
liable operation. The complexity of processors is rapidly increasing with every new
generation, leading to an increase in the number of design defects, ie. logical bugs
in RTL. Simultaneously, with every new generation, process variations are making
it tougher to ensure timing closure, leading to an increased susceptibility to timing
faults. In this thesis we characterize and propose solutions to mitigate the effects of
such congenital faults.
Now, for RTL bugs, the problem is compounded by the fact that some of the bugs
are not reproducible. Due to several sources of non-determinism in the system like
interrupts and i/o, variable bus latencies, memory refresh, etc., it is getting tougher to
reproduce failures due to design defects. We propose a mechanism, CADRE, which
eliminates these sources of non-determinism with negligible performance overhead
and modest storage overhead. Nonetheless, some bugs will still slip through into
production versions. To recover from such bugs, we propose dynamic on-chip recon-
figurable logic, Phoenix, which can download bug signatures, and detect and recover
from them. Phoenix has 0.05% area overhead and 0.48% wiring overhead.
To redress the problem of process variation we propose a model of how parameter
variation affects timing errors. The model successfully predicts the probability of
timing errors under different process and environmental conditions for both SRAM
and logic units. We verify this model with experimental data obtained in prior work.
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Using this model we introduce a novel framework that shows how microarchitec-
ture techniques can mitigate variation-induced errors and even trade them off for
power and processor frequency. Several such techniques are analyzed — in particu-
lar, a high-dimensional dynamic-adaptation technique that maximizes performance
when there is slack in variation-induced error rate and power. The results show that
our best combination of techniques increases processor frequency by 61% on average,
allowing the processor to cycle 26% faster than without variation. Processor perfor-
mance increases by 44% on average, resulting in a performance that is 18% higher
than without variation — at only a 12.5% area cost.
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O Kalama, you may accept something, not because it is a report, not because it is a
tradition, not because it is thus said in the past, not because it is given from the
scripture, not for the sake of discussion, not for the sake of a particular method, not
for the sake of careful consideration, not for forbearing with wrong views, not
because it appears to be suitable, not because your preceptor is a monk; but if you
yourselves understand that it is meritorious, blameless, and will lead to benefit and
happiness, then you may accept it.
– Gautama Buddha
Dedicated to all rational thinkers, who courageously express their opinion without
any fear of retribution.
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Chapter 1
Introduction
It is getting increasingly difficult to design reliable processors. This problem is not
showing any sign of abating. Traditional Moore’s law scaling dictates even more
transistors per chip, and consequently even more complexity. Verification is already
consuming 50-70% of the total design effort [13, 10]. More and more resources are
being dedicated to the process of design verification and such teams are increasing
in size. Recent trends like multicore designs and integration of co-processors on die
have further exacerbated the problem.
The extended verification times have a direct effect on the profitability of the
processors. Firstly, they delay the time to release. This allows competitors to gain
a valuable edge, and secondly, regardless of the amount of verification effort, some
bugs manage to slip into the final version. A classic example of this is the infamous
Pentium bug[33]. This had let Intel to recall the Pentium processor and had cost it
hundreds of millions of dollars.
It is to be noted that such bugs are not always caused by human error or misman-
agement. It is genuinely difficult to track down bugs in the extremely complicated
processors in use today. They consist of thousands of components having millions of
transistors. Their complicated interaction cannot be captured by the testing tools
used by the vendor, and that also in a limited amount of time. Secondly, processor
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failures are not always reproducible. As we see in Section 2.2, there are many sources
of non-determinism in processors. Because of this non-repeatability, it is very difficult
to debug processors. Some bugs often slip though into production versions of the chip
and manifest themselves at customer sites.
The increasing complexity of RTL, is not the only problem aﬄicting future pro-
cessors. Traditionally, silicon has been assumed to be very reliable and bug free.
Typically, after the process of burn-in we were able to guarantee a very high degree
of reliability. This whole scenario is going to change in the future, because of process
variations[15]. Parameters like the threshold voltage and gate length will vary across
dies. This will produce regions with varying maximum frequencies and leakage. The
increase in leakage power will limit the maximum temperatures used during burn-in,
because of thermal runaway effects. Secondly, it is not possible to stress all the paths
in the chip to verify timing correctness. Hence, to ensure error free operation, pro-
cessor design will become very conservative and as a result traditional performance
gains per generation cannot be sustained. For slightly aggressive designs it will not
be possible to guarantee timing closure and timing faults will be a serious reliability
problem.
We term both of these types of faults that are complexity and variation induced as
“congenital faults”, since, they are present in the processor from the time of fabrica-
tion itself. Their manifestation depends on extrinsic conditions like temperature and
voltage, and workload characteristics. We aim to characterize such faults in detail,
and to mitigate their effects. We believe that such congenital faults are a serious
impediment to the design of future processors and their mitigation is very soon going
to become a first class design constraint.
To address these faults, we propose a system, CADRE that can eliminate the
sources of non-determinism. This would help us build a test and debug framework,
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where bugs can be easily identified and reproduced. This debugging support is like
a gdb for a processor. By eliminating non-determinism we can catch and fix many
more bugs. Nevertheless, we do need to acknowledge the fact that with growing pro-
cessor complexity, more and more bugs are going to go undetected in the verification
phase. We need a mechanism to dynamically patch processors in the field and fix
their erroneous behavior. We cannot afford full-scale reconfigurable logic. We thus
need some amount of limited reconfigurability to fix such problems. We propose the
Phoenix architecture that can patch processors in the field using vendor suppled bug
signatures. We show that is possible to detect two-thirds of the bugs and it is possible
to take some form of corrective action for most of them.
Next, we look at the other aspect of the problem – variation induced timing errors.
To the best of our knowledge, this is the first work that proposes computer architec-
ture solutions for variation induced timing errors. There is a two-part contribution.
The first part involves modeling timing errors for a die with variation. Prior exper-
imental data shows that as we increase frequency beyond the nominal value, timing
errors increase at first gradually, and then exponentially. Our model derives these
error curves for different subsystems for a certain die at different temperatures and
other different operating conditions. This model will allow architects to tune their
architectures to minimize the chances of an error. It is generic, parameterizable, and
can be used to model errors for most of the subsystems in today’s processors.
Using our model of timing errors we propose an architecture that can cycle faster
than nominal without adverse thermal or power issues. Our efforts are concentrated
in two areas. First, we reuse existing architectures to tolerate timing errors. This
gives us an immense opportunity to increase performance by timing speculation.
Secondly, we couple this idea with techniques to reduce errors. We show that it is
possible to tradeoff errors for frequency and power. We use this extra axis – errors
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– to increase frequency, tolerated resulting timing errors, and utilize both circuit and
architectural techniques to reduce errors. To the best of our knowledge, this is the first
work that provides a comprehensive theoretical characterization of this error axis and
describes the complexities in design that it introduces. Now, given that there are many
subsystems on a chip, and a many error reduction techniques, the dimensionality of
the problem that optimizes performance for given power and thermal limits, becomes
very large. We propose machine learning based algorithms that use fuzzy logic to
solve this problem. All of these solutions culminate in the VATS – Variation Aware
Timing Speculation – architecture. VATS effectively nullifies the deleterious effects
of process variation and with the full portfolio of techniques produces speedups.
A short synopsis of the architectural mechanisms for complexity induced congen-
ital faults – bugs in RTL – i.e, CADRE and Phoenix, and mechanisms for variation
induced congenital faults – timing faults due to process variation – i.e, model for
timing errors and VATS is presented next.
1.1 CADRE
We identify the main sources of non-determinism in a board level computer. Non-
determinism in cpus arises from non-deterministic arbitration and replacement poli-
cies, and by use of the Verilog ’X’ (don’t care) state. Opportunistic refresh and
scrubbing operations and variation in the time of flight of messages contribute to
non-determinism in memory and buses respectively. Finally, we have IO and inter-
rupts that are dependent on external devices like the hard disk or timer chip.
Given the sources of non-determinism we propose an architecture that tries to
eliminate them. The non-determinism in cpus is possible to eliminate by design.
We can have deterministic replacement and arbitration policies, and can avoid the
Verilog ’X’ state. Likewise, it is possible to make refresh and scrubbing deterministic.
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As for non-determinism in buses and IO, there are no simple solutions. For purely
asynchronous events like IO, we propose to log the data and the cycle count. This is
replayed in the replay phase on a cycle by cycle basis.
We provide a solution for the problem of non-determinism in buses. We observe
that a message can have a bounded delay on a bus. It is possible to retrieve the
message deterministically if it is processed after the worst case delay. We propose
an algorithm in which the transmitter timestamps the message. The receiver can
then process the message after a worst case delay. We implement these ideas on a
real system. We show that it is possible to get deterministic intervals as large as one
second with a negligible performance penalty and a modest storage overhead.
1.2 Phoenix
As mentioned before, some bugs will manage to slip through processors in the field.
Currently, vendors keep on testing the processors, even after they are released. We
advocate a testing framework like CADRE. It can identify bugs sooner than other
platforms, since it guarantees reproducibility. Once, bugs are discovered, the debug
engineers can typically identify the exact conditions that lead to the bug. We call
this the bug signature. We propose that the engineers broadcast this signature to all
the processors in the field. The processors dynamically load the signature and using
our proposed on-chip reconfigurable logic, Phoenix, recover from the bug.
Towards this goal, we characterize the bug patters in 10 recent processors. We
observe that most of the bugs are in the periphery (ie. memory, cache, MP and IO
subsystems), and very few bugs are there in the core. In the memory system the MP
logic and virtual memory have a good share of the bugs. We also observe that most
bugs are a combination of simple conditions. In fact we show in Chapter 3 that two
thirds of the critical bugs can be described by a very simple boolean combination of
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signals. These signals are basic architectural events like L2 cache miss or processor
specific signals like values of certain pins. We compile a list of 100-200 such signals.
We subsequently propose three types of reconfigurable units (FPLAs). The first
unit collects the signals from a functional unit and sends a subset of them to a
hub (similar to a hub in networking terminology). The hub collects signals from a
neighborhood (group of functional units) and routes them to other units in the same
neighborhood or to hubs in other neighborhoods. The hubs finally forward the signals
to reconfigurable units that can compute basic boolean logical expressions. This is
the error condition. If any of these error conditions evaluate to true, then a recovery
is initiated.
There are two kinds of recovery. The first kind involves bugs that are yet to
manifest. In this case the respective signals are turned off. The other kind of bugs
have already manifested. They require a customized handler or a checkpoint/recovery
mechanism. We observe that two-thirds of the detectable bugs are of the former kind.
We evaluate the overheads of this mechanism. Phoenix adds 0.05% area, and 0.48%
wiring overhead.
Based on the overheads and error coverage we propose an algorithm that can be
used to design Phoenix hardware, for a new processor. We use this on a diverse set of
processors, two embedded, two server and one network processor. We observe similar
rates of error coverage and similar overheads.
1.3 Model for Timing Errors
We start out by recognizing two basic types of circuits– memory and logic. The former
comprises of SRAM and CAM arrays. The latter consists of purely combinational
logic blocks. We express every subsystem in a modern processor as a combination
of these two types of circuits. Our aim is to derive the error curve (error rate vs
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frequency) for a given circuit with process variation and under different operating
conditions like temperature and supply voltage.
For memory circuits, we extend the analysis of Mukhopadhyay et. al. [66]. We
derive analytical models corresponding to the error curves. For logic, we derive the
error model from first principles and use standard assumptions. For this parameteri-
zable model, we obtain the constants from the experimental data obtained by Ernst
et. al. [28]. We validate our timing models by trying to reproduce the experimental
data obtained by [52, 26]. We observe a very close match between our results and
the experimental values.
1.4 VATS Architecture
Given the error curves, the proposed VATS architecture explores ways of using them
to increase performance. The first focus is on tolerating errors. We reuse timing
speculation architectures proposed in prior work [8, 28, 77] to tolerate errors. Now,
we can evaluate the errors vis-a-vis the frequency and find the optimal performance
at which the IPC penalty due to errors equalizes the gains due to increased frequency.
This mechanism opens up an window of opportunity for increasing performance by
influencing the error curves.
We identify two basic mechanisms of influencing the error curves – shift and tilt.
The shift mechanism translates the error curve parallel to the x-axis. This allows us
to safely increase the frequency by some amount. The other mechanism tilt, tilts the
error curve to make it flatter at a power cost. This means that for the same frequency,
there are less errors. We provide architectural mechanisms that implement both of
these ideas. Along with these, we reuse circuit level solutions like varying the supply
and body voltages. These have both shift and tilt effects. The VATS architecture
seeks to maximize performance by staying within power and thermal limits. To
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achieve this we have a wide portfolio of techniques. This is a very large optimization
problem. We use machine learning based methods to solve it. We show that it is
possible to implement this algorithm in real systems using fuzzy logic. We show that
if the processor frequency is 100% for a die with no variation, it gets reduced to
78% with variation. It is possible to recover all of this with VATS, and even more.
With all our techniques we can run the processor at 126% of the nominal frequency.
Compared to a die with variation, we can gain a maximum of 44% of performance.
This is 18% higher than that of the die without variation. All of this comes without
violating thermal or power constraints, and only at a 12.5% area cost.
This thesis is organized as follows. Chapter 2 explains CADRE, Chapter 3 explains
Phoenix, Chapter 4 describes the model for timing errors and Chapter 5 talks about
the VATS architecture. Finally, we conclude in Chapter 6.
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Chapter 2
Cycle Accurate Deterministic
Replay
2.1 Introduction
The complexity of computer hardware continues to grow. In current processor de-
signs, verification typically consumes 50-70% of the design effort [10]. As a result,
verification progress often determines the product development schedule. Meanwhile,
ITRS [36] predicts a continued increase in design complexity and resulting verification
effort. Consequently, it is crucial to develop techniques that ease hardware verification
and debugging.
Like software debugging, the process of removing a hardware bug typically in-
volves several loops of “iterative debugging”. First, a bug is detected. Then, in each
iteration, the hardware is returned to some state preceding the fault and the fault-
ing sequence is re-executed. By monitoring internal signals and states during the
re-executions, the designer gains an understanding of the bug.
Iterative debugging is most effective when the platform being debugged supports
cycle-accurate deterministic execution. With deterministic execution, it is possible to
replay the original faulting execution cycle-by-cycle. As long as re-execution starts
from the same initial state as the original execution and is supplied with the same
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inputs at the same cycles, all the events of interest will re-occur at exactly the same
cycles.
Cycle-accurate deterministic execution is easy to support in RTL simulation en-
vironments. However, RTL simulations are slow — about 100 cycles per second for a
large design. As a result, hardware designers often have to run tests on real hardware
at native speed. Unfortunately, board-level computer hardware does not ordinarily
support cycle-accurate deterministic execution, which makes debugging much more
difficult.
In this chapter, we introduce the Cycle-Accurate Deterministic REplay (CADRE)
architecture, which cost-effectively makes a board-level computer cycle-deterministic
— including processors, buses, memory, chipset, and I/O devices. To design CADRE,
we identify the main sources of nondeterminism in a board-level computer. Then, we
present a novel scheme that circumvents one of the most difficult sources of nondeter-
minism, namely the timing of messages on source-synchronous buses that cross clock-
domain boundaries. The proposed solution completely hides this nondeterminism at
the cost of a small latency penalty and modest hardware. We construct CADRE by
composing this scheme with other determinism and checkpointing techniques, many
of which are already known.
We show that CADRE facilitates large windows of deterministic execution (one
second or more) with modest storage overhead and negligible performance loss. In
particular, experiments indicate that extending a four-way multiprocessor server with
CADRE enables cycle-accurate deterministic execution of one-second intervals with
buffering requirements of around 200MB and performance loss of around 1%.
CADRE has modest hardware requirements compared to current cycle-deterministic
schemes. Moreover, its long intervals of deterministic execution are a substantial im-
provement over the tens of milliseconds between checkpoints achieved by current
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schemes. Long intervals enable verification engineers to effectively use native re-
execution to debug hardware problems. Finally, CADRE’s cost-effectiveness may
enable its use in systems in the field.
This chapter is organized as follows: Section 2.2 describes the sources of nondeter-
minism, Section 2.3 presents our scheme for making buses deterministic, Section 2.4
presents the CADRE architecture, Section 2.5 evaluates it, and Section 2.6 presents
related work.
2.2 Sources of Nondeterminism
Our reference system is a board-level computer composed of components connected by
buses, where a component is defined to have a single clock domain. We consider the
following components: the processor chip (which includes several cores), the memory
controller, the main memory, and the I/O controller. The buses of interest are those
that connect components in different clock domains. While a bus could connect
several components, all of the buses of interest considered happen to be point-to-
point.
In this environment, assume that each component has a counter driven from its
local clock. An input to component M is deterministic if it is guaranteed to arrive
at the same count value in M on every run that starts from the same initial state.
Likewise, an output of M is deterministic if it is always generated at the same count
value in M . A component is deterministic if determinism of all its inputs implies de-
terminism of all its outputs. Finally, a system is deterministic if all of its components
and buses are deterministic.
This section enumerates the main sources of nondeterminism in CPUs, memory
systems, IO systems, and buses. It also describes other effects.
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2.2.1 Nondeterminism in CPUs
The traditional sources of nondeterminism in CPUs are the result of how the logic is
designed. The principal sources of logic nondeterminism are: (i) random replacement
policies in caches, (ii) random request selection in arbiters, and (iii) uninitialized
state elements (i.e., elements in the Verilog ‘X’ state). In general, these sources can
be eliminated with appropriate design of RTL code, for example as described by
Bening and Foster [11].
Novel dynamic techniques for power saving such as clock duty cycle modulation
and voltage-frequency scaling (DVFS) also contribute to nondeterminism. They affect
the timing of events in the core. On the other hand, dynamic clock gating can be
designed to maintain determinism. For example, the Pentium 4 is designed such that
a hardware unit’s outputs are cycle-for-cycle equivalent irrespective of whether the
unit is clock gated or not [12].
2.2.2 Nondeterminism in Memory Systems
The cores of synchronous DRAM memory chips have fixed latencies for the operations
and, therefore, can be considered fully deterministic. This is reasonable because the
control logic in the DRAM chip is relatively simple. However, there is more to the
memory system than just the DRAM chips; a good deal of the memory’s “intelligence”
is located in the memory controller. The memory controller is typically either a part
of the chipset or is integrated with the processor core. It is responsible for scheduling
memory requests and managing DRAM refresh and ECC scrubbing operations.
Of these operations, DRAM refresh and ECC scrubbing are sources of nondeter-
minism. This was pointed out by verification engineers working on the Intel Itanium-
2 processor [50]. The reason is that refresh is typically implemented as a task that
runs opportunistically depending on the memory conditions [5]. Therefore, as we
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re-execute an application, the timing of refreshes changes. The ECC scrubbing task
in the memory controller contributes to nondeterminism for the same reason.
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Figure 2.1: Arrival and processing of a message at the receiver.
2.2.3 Nondeterminism in IO and Interrupts
The timing of IO operations and interrupts is notoriously unpredictable. For example,
hard disks have mechanical components that introduce non-deterministic seek times
and rotational delays. The timing of events from human-interface devices and network
interfaces is equally unpredictable.
2.2.4 Nondeterminism in Buses
The buses that cross clock domains in a computer, for example as they connect dif-
ferent chips together, are a major source of nondeterminism. These buses are often
source-synchronous [25], which means that the transmitter generates and transmits a
clock signal that travels with the data to the receiver. One popular example is Hyper-
Transport [43]. In these buses, receiving a message occurs in two steps (Figure 2.1).
First, the rising edge of the transmitter clock signal latches the data into a holding
queue in the bus interface of the receiver. We refer to this event as the arrival of
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the message. Some time later, normally on the next rising edge of the receiver’s core
clock, the receiver removes the data from the queue and submits them for processing.
We refer to this event as the processing of the message.
The causes of nondeterminism are jitter and drift, which change the arrival times
of clock and data pulses at the receiver. They are the inevitable result of physical and
electrical processes such as temperature variations, voltage variations, accumulated
phase error in PLLs, channel cross talk, and inter-symbol interference [25, 43, 76].
All high-speed communication specifications must therefore include provisions for
tolerating the uncertainty in signal arrival times, but they do not usually guarantee
determinism.
Figure 2.2 illustrates how uncertainty in the arrival time of the transmitter clock
can give rise to nondeterminism at the receiver. Due to drift and jitter, the receiver
may see the rising edge of the transmitter clock anywhere in the hatched interval.
If the receiver processes the message on the first rising edge of the core clock after
arrival, then the processing time is nondeterministic because it depends on the arrival
time.
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Figure 2.2: Nondeterministic and deterministic message processing.
Current systems experience nondeterminism. For example, the HyperTransport
protocol assumes a sampling error of one cycle even for very short buses [43].
Even high-precision chip testers will find it difficult to maintain determinism as
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design frequencies increase. The arrival time uncertainty for testers is expressed in
terms of the EPA (Edge Placement Accuracy), which is defined as the 3σ variation
in the difference between the actual and intended arrival times of a signal transition
at the receiver [64]. Commercial test equipment typically has a 25 ps EPA [86], but
even with such high accuracy, the probability of nondeterminism over a long run is
substantial. Figure 2.3 shows, for a range of EPAs, the probability that a receiver
with a given core clock frequency processes at least one message in the wrong clock
cycle, as it re-executes a run of one million messages. Even with a tester-quality 25
ps EPA, designs clocked at 5 GHz or higher are likely to experience nondeterminism.
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Figure 2.3: Probability of nondeterminism after one million messages as a function
of the EPA for different receiver core clock frequencies.
2.2.5 Other Issues: Circuit Faults
Another source of nondeterminism is circuit faults. Early silicon for modern high-
speed processors can have difficult-to-diagnose signal integrity problems, which can
manifest as intermittent failures. The CADRE architecture does not guarantee re-
producibility of circuit-level electrical faults. However, by making the other aspects
of the system cycle-deterministic, CADRE can create similar electrical conditions
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during the re-execution and, therefore, help reproduce these faults.
Similarly, a Single Event Upset (SEU) fault due to a particle strike can prevent
CADRE from re-executing cycle-deterministically. However, if we can detect SEU
faults, it could be possible to record them during the original execution and mimic
them during re-execution. These issues are beyond the scope of this work.
2.3 Enforcing Determinism in Buses
In a computer’s source-synchronous buses, the transmitter and receiver clocks typ-
ically have a bounded skew. Specifically, since the two clocks are typically derived
from a common reference clock, the ratio of their frequencies is constant. However,
their relative phase changes with time (within bounds) due to physical and electrical
effects1. For these very common bus scenarios, we propose an approach to make the
bus transfer fully deterministic.
To understand the approach, consider Figure 2.1. The idea is to delay the pro-
cessing of a message at the receiver until the last possible core clock cycle at which
the message could have arrived. The correct processing time is shown in Figure 2.2
as “deterministic processing”. The cost of this approach is a very small increase in
the communication latency for many of the messages sent.
To determine the delay that we should enforce, consider a system where the trans-
mitter T and receiver R run at frequencies fT and fR, respectively. Both transmitter
and receiver have a domain-clock counter, which is an up-counter driven by the local
clock signal. Such counters are reset with a global signal at machine checkpoints —
in our case, at roughly every second.
Let us first consider the case when fT = fR. Let nT and nR be the transmitter’s
1These clocks where the relative frequency does not change but the relative phase may change
within bounds are called mesochronous [25].
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and receiver’s domain-clock counts, respectively, at a given time. Such counts can
differ by a bounded value. Let us assume that their difference is nR − nT ∈ [p, q].
Let us also assume that the transmission delay of a message in the bus (measured in
domain-clock counts) is bounded by [d1, d2]. The values of p, q, d1 and d2 are known.
Now assume that the transmitter sends a message at count xT of its domain-clock
counter. At the same time, the receiver’s domain-clock count is xR. The message
arrives at the receiver at count yR of its domain-clock counter. From the previous
discussion, yR is:
yR = xT + [d1 + p, d2 + q] = xT + [θ1, θ2] (2.1)
Figure 2.4(a) shows a receiver timeline and two possible transmitter timelines: one
is the case with the smallest possible count difference between yR and xT , and the
other is the case with the largest. We call θ2 − θ1 the Uncertainty Interval.
To ensure deterministic timing, our approach requires the transmitter to send some
count information to the receiver. With this information, the receiver can determine
when the message was sent (xT ). Then, the receiver simply computes xT + θ2 and
delays the processing of the message until that point, therefore ensuring determinism.
Consequently, the Uncertainty Interval is the maximum delay that we need to add to
a message to ensure bus determinism.
In the following, we present two ways to support our approach. The first one
involves sending count information with every message; the second one sends count
information at every cycle. Later, we consider the case of fT 6= fR and present a
hardware implementation.
2.3.1 Sending Information with Every Message
A simple approach is for the transmitter to attach the current value of its domain-
clock count (xT ) to every message. This approach, called FullCount, requires adding
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many bits to each message. For instance, if the interval between checkpoints is 1
second and fR is 1GHz, then the count takes at least 30 bits. For narrow buses,
this adds multiple cycles to each message. Still, for long messages like memory lines,
adding four additional bytes makes little difference.
An alternative approach called Offset is to divide the time into windows of a
fixed number of cycles. The transmitter attaches to every message only the current
offset count (ρ) from the beginning of the current window (Figure 2.4(b)). For this
approach to work, the Window Size W must be such that, given ρ, the receiver is
able to reconstruct without ambiguity the window number (NW ) where xT is found.
Then, on reception of ρ, the receiver can reconstruct xT as NW ×W + ρ.
In practice, any window size larger than the Uncertainty Interval will do:
W = θ2 − θ1 + k (2.2)
where k is an integer larger than zero. In our initial design, we use k = 1. To see
why this works, consider Figure 4(b). The figure shows two examples of transmission
times xT that are in between the earliest and the latest possible values. Any xT has
an associated ρ = xT mod W that gives the offset from the beginning of its window.
Since the Uncertainty Interval is smaller than W , it is either fully inside a window
or strides two windows. In the latter case, the values of ρ in the earlier window are
strictly greater than the values of ρ in the later window. Consequently, in all cases,
yR − θ1 − ρ lies in the same window as xT . This means that b(yR − θ1 − ρ)/W c is
xT ’s window number NW . Given NW , the receiver reconstructs xT as NW ×W + ρ.
The receiver then processes the message at count zR = xT + θ2.
This approach has the advantage that ρ needs very few bits. For example, as per
the HyperTransport protocol for very short buses [43], we can assume an Uncertainty
Interval equal to one. Then, we can set W to two and, since ρ only needs log2W
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bits, we only need one bit for ρ. Even if we assume an Uncertainty Interval of three
cycles, we only need two bits for ρ. In this case, we can either add two extra bits to
the bus or consume only one extra cycle per message even for very narrow buses.
2.3.2 Sending Information At Every Cycle
In a different approach called Pulsing, the transmitter clock cycles continuously. The
receiver has one additional counter that is incremented at each pulse of the transmitter
clock. With this information, the receiver identifies each cycle. When a message
arrives at the receiver, the receiver is able to determine at what cycle count xT the
transmitter sent the message. Knowing xT and its current domain-clock count, the
receiver can delay message processing appropriately to ensure determinism. At each
checkpoint, the pulses temporarily stop while the counter is being reset.
This scheme requires a dedicated Idle signal. If the transmitter has no data to
send, it cannot stop sending the clock pulses. Instead, it asserts the Idle signal
and continues clocking. Overall, this scheme is very inexpensive for point-to-point
unidirectional buses.
However, consider a bus connecting several components. In the schemes of Sec-
tion 2.3.1, all components send their xT or ρ over the same wires — we size the
number of wires for ρ based on the largest W of all the components. Unfortunately,
for Pulsing, we need to allocate one pair of dedicated clock and Idle wires for each
component. The wires cannot be shared because the clock lines are busy all the time.
2.3.3 Different Transmitter & Receiver Frequencies
We address the case when the transmitter frequency fT and the receiver frequency fR
are different by assuming a hypothetical transmitter T ′ associated with the true trans-
mitter T (Figure 2.5). T ′ cycles at the same frequency as the receiver and is perfectly
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synchronized with T — there is no signal drift or jitter in their communication.
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Figure 2.5: Adding a hypothetical transmitter when transmitter and receiver frequen-
cies differ.
With this approach, any cycle counts in T are scaled to cycle counts in T ′ using
the ratio of frequencies:
nT ′ = dnT × fR/fT e (2.3)
Then, we take the analysis developed so far and reuse it for the communication
between T ′ and R, which cycle at the same frequency. The values of all the input
parameters (θ1, θ2, and W ) and ρ are given in fR cycles.
We can use any of the schemes of Sections 2.3.1 and 2.3.2. For example, if we use
the FullCount scheme, T ′ hypothetically attaches dxT × fR/fT e to every message.
If, instead, we use the Offset or Pulsing schemes, we need a translation table that
maps cycle counts in fT to cycle counts in fR. To see how this works, consider the
Window Size, whose value in ns is constant but whose value in T ′ and T cycles is
different — WT ′ and WT , respectively. To select the Window Size, we need to find
WT ′ and WT that are both integers and are related as per WT ′ = WT × fR/fT . For
this, we may need to select a k in Equation 2.2 that is greater than one. Note that
the values θ1, θ2, and k in Equation 2.2 are cycle counts and, therefore, are different
integer values in fT and fR cycles. After we find WT ′ and WT , we use a lookup table
with as many entries as WT . In each entry i, we store j = di × fR/fT e. This table
maps cycle counts in the two frequencies. As an example, assume that fT = 300 and
fR = 500, and that we end up setting WT = 6, and WT ′ = 10. The six entries in the
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table contain [0, 2, 4, 5, 7, 9].
In Offset, we use this table to translate the ρT that T attaches to messages (in
the example, 0, 1, 2, 3, 4, or 5) to the ρT ′ that T
′ hypothetically attaches to the same
messages (0, 2, 4, 5, 7, or 9). Conversely, in Pulsing, the table contains the only cycle
counts in fR at which T
′ hypothetically sends pulses.
This approach applies irrespective of which frequency is higher. The case of fR <
fT requires that the transmitter does not transmit all the time — otherwise, the
receiver would overflow. It may result in multiple T cycle counts being mapped into
the same T ′ cycle count. This does not cause nondeterminism, as long as the messages
are queued and processed in order.
2.3.4 Hardware Implementation
Finally, we present an implementation of our approach. We focus on the Offset scheme
for fT 6= fR, since this is the most advanced and general scheme.
As indicated in Section 2.3.1, the receiver computes the cycle at which to process
a message with:
zR = b(yR − θ1 − ρR)/W c ×W + ρR + θ2 (2.4)
where all these parameters are given in fR cycles. In particular, we use ρR to refer to
the offset in fR cycles.
Our design introduces logic in the bus interface of the receiver (Figure 2.6). The
logic performs two operations, namely translating the ρT generated by the transmitter
to ρR, and computing Equation 2.4. We perform the first operation as outlined in
Section 2.3.3, using a small lookup table that is loaded at boot time. Placing the
table in R (leftmost part of Figure 2.6) frees the T from having to know about R’s
frequency.
To implement Equation 2.4, we use the rest of the hardware in Figure 2.6. First,
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we read yR from the current value of the domain-clock counter and compute m =
yR − θ1 − ρR. Then, to compute q = bm/W c ×W , we save the value of the domain-
clock counter periodically at every W cycles into a short circular queue. The saving
operation is triggered by an overflow signal from a modulo-W counter. The q value is
the highest value in the circular queue that is lower than m. This operation requires
a CAM search on the queue. Fortunately, it can be shown that the number of queue
entries is small, as it is bounded by 2+ dθ1/W e. Finally, we add q+ρR+ θ2 to obtain
zR.
The resulting zR and the data coming from the bus are placed into the Holding
Queue. At all times, the value of the domain-clock counter is compared to the zR of
the entry at the head of the queue. When both match, the entry at the head of the
queue is processed.
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2.4 CADRE Architecture
Figure 2.7 shows a computer augmented with the CADRE architecture and its de-
terminism boundary. The example machine has the board-level architecture of a
typical Intel-based system. The processor chip connects to a Memory Controller Hub
(MCH) chip, which manages memory accesses, refreshes, and integrity checks. The
MCH communicates with the IO Controller Hub (ICH), which controls peripheral
buses such as ATA and PCI.
Our system uses a multiprocessor chip with a single clock domain. The cores are
connected by a fully-synchronous on-chip bus and, therefore, core-to-core communi-
cations within the chip are assumed deterministic. However, the buses connecting
the processor chip to the MCH, and the MCH to the memory modules and ICH are
source-synchronous and, therefore, nondeterministic.
CADRE consists of a set of architectural modules that ensure deterministic ex-
ecution. CADRE also leverages support for system checkpointing and rollback as
proposed elsewhere [71, 80]. Figure 2.7 shows the CADRE modules in a shaded
pattern. In the following, we describe the architecture in detail.
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2.4.1 Support for Deterministic Execution
Deterministic CPUs
To make each CPU deterministic, we require a means of setting it to a known hardware
state at every checkpoint. For that, we save the architectural registers, flush the
pipeline, and write back and invalidate caches and TLBs. Then, we need to initialize
all the counters, buffers, and other state elements in the CPU to a known state.
Unfortunately, modern processors do not typically provide this capability. Indeed,
Dahlgren et al. [24] observe that many flip-flops can have different contents across
different runs because of non-deterministic initial values. Therefore, CADRE assumes
the existence of an instruction, DETRST, that initializes all these state elements. The
Pentium-M debugging platform [49] already provides the ability to reset certain state
elements inside the processor. Thus, we believe that DETRST can be implemented in
a production processor with modest performance cost, and should need five to ten
cycles to reset all these processor structures [90].
CADRE augments the CPU with a CPU Log that logs a variety of events (Fig-
ure 2.7). These events are (i) clock duty cycle modulation, (ii) voltage-frequency
scaling, and (iii) nondeterministic interrupts and exceptions generated inside the pro-
cessor chip. Examples of the latter are thermal emergencies and ECC failures due to
soft errors. Each entry in the log contains the value of the domain-clock counter and
an event descriptor. During re-execution, events in the log are replayed to reproduce
the events in the original execution.
Handling frequency scaling events requires additional steps. This is because, when
the frequency changes, many events in the processor may become nondeterministic.
In addition, the module for bus determinism discussed in Section 2.3.4 needs to be
informed. Consequently, when the frequency needs to be changed, CADRE updates
the CPU Log and forces a checkpoint. After that, it changes the frequency, informs
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the bus, and then restarts execution. This scheme enables a deterministic replay.
Deterministic Memory System
A CADRE Controller in the MCH ensures determinism in the memory system (Fig-
ure 2.7). The controller makes memory refresh deterministic by resetting the refresh
logic at each checkpoint. In this case, if all of the inputs to the memory controller
are deterministic, the refresh logic will generate deterministic outputs. As long as the
checkpoint interval is long enough to allow at least one refresh operation to complete
per location, the DRAM will not lose data.
To circumvent nondeterminism from memory scrubbing, the CADRE Controller
includes in the checkpoint the MCH register that indexes the currently scrubbed line.
When restoring the checkpoint, the register is restored, enabling scrubbing to resume
exactly from where it was before the checkpoint.
Deterministic IO
Since IO devices are inherently nondeterministic, CADRE uses a logging-based so-
lution. Specifically, CADRE places a buffering module in the MCH called the Input
Log (Figure 2.7). The Input Log records all the messages arriving from the ICH. In
addition, it also captures the interrupts that the ICH delivers to the MCH and the
non-deterministic interrupts that are generated in the MCH. Each entry of the Input
Log records the event and the domain-clock count.
The Input Log obviates the need to checkpoint IO devices such as network cards,
sound cards, disk controllers, and graphics cards connected to the ICH. When replay-
ing an execution, the IO devices can simply be suspended by gating their clock and
disconnecting them temporarily from the data bus. The Input log will reproduce all
of the signals that the I/O devices generated during the original execution.
26
Unlike other IO devices, a graphics card is typically connected directly to the
MCH. In this case, CADRE can still treat it as an IO device and therefore record in-
puts from it in the Input Log. Alternatively, if the graphics unit can be checkpointed,
it can be treated as a deterministic agent like a processor.
In Intel chipsets, the bus that carries data between the ICH and the MCH is
narrow — at most 16 bits [4]. Consequently, each entry of the Input Log can be 48
bits wide: 16 bits of data and 32 bits for the domain-clock timestamp. For space
efficiency, rather than logging the full 32-bit timestamp, we can log only the offset
from the previous logged timestamp.
Deterministic Buses
Section 2.3 proposed a mechanism to enforce determinism in source-synchronous
buses. The mechanism requires the module shown in Figure 2.6 at the receiver side
of a unidirectional bus. Since the buses in our reference machine are bidirectional,
CADRE needs one such module at both ends of each bus. The module is shown as
Synchronizer in Figure 2.7.
At the beginning of each checkpoint interval, the CADRE Controller in the MCH
broadcasts a BUSRST signal that resets the domain-clock counters in all the Synchro-
nizers. This signal is sent over the buses and may not reach all the Synchronizers
at the same absolute time. This is not a correctness problem. Instead, as indicated
in Section 2.3, it gives rise to the p and q terms of Equation 2.1, which increase the
latency of deterministic buses.
2.4.2 Checkpointing and Replay
For CADRE’s deterministic execution to be usable, CADRE also needs to be able to
checkpoint, rollback, and replay execution. To do so, CADRE can use a simplified
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version of the hardware checkpointing mechanisms proposed for Revive [71] or Safe-
tyNet [80]. Specifically, at periodic times (e.g., every second), CADRE checkpoints
the machine by: (i) saving the architectural registers, processor state registers, and
message queues; (ii) writing back and invalidating all caches and TLBs; and (iii)
invalidating predictor tables. As execution proceeds after the checkpoint, when a
main-memory location is about to be over-written for the first time since the check-
point, the old value of that location is saved in a Memory Log. This is done in
hardware by the Memory Log Controller in the MCH (Figure 2.7). As discussed
in [71, 80], this support enables memory state rollback.
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Checkpointing Protocol
CADRE’s checkpointing protocol is a variation of the classic Chandy–Lamport algo-
rithm for checkpointing distributed systems [59] (Figure 2.8(a)). The CADRE Con-
troller in the MCH coordinates the two phases of the algorithm. In the first phase,
it broadcasts a message to all the agents in the determinism boundary (typically the
MCH and all the processors), asking them to stop execution. In the second phase, the
agents checkpoint their state and then reset it to a deterministic state. The detailed
algorithm follows.
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Checkpoint Initiation. When the maximum time between checkpoints elapses or
one of the logs (CPU, Input, or Memory Log) becomes near full, the CADRE Con-
troller initiates a new checkpoint by sending the CKPT-PREP message to all agents.
Upon receiving CKPT-PREP, an agent suspends execution and sends a CKPT-RDY mes-
sage back to the MCH.
Wait State. The agent remains stopped and any incoming messages are queued.
Meanwhile, the CADRE Controller is waiting to receive CKPT-RDY responses from all
agents. When it gets them all, the Controller sends CKPT-INIT to everyone.
Checkpoint State. When an agent has received CKPT-INIT on all incoming buses,
it enters the checkpoint state. It saves the architectural and processor state registers
and the message queues which contain data that has been accumulating since execu-
tion stopped. It also writes-back and invalidates caches and TLBs, and invalidates
predictor tables. Finally, it executes the DETRST instruction to reset the hardware.
At this stage, it is possible to transfer the execution to an RTL simulator by simply
initializing the simulator state with DETRST and loading the checkpoint data.
When the agent finishes taking the checkpoint, it sends a CKPT-DONE response to
the CADRE Controller. After receiving all the CKPT-DONE responses, the CADRE
Controller asserts the BUSRST signal on all buses. In response, all agents reset their
domain-clock counters to zero and resume execution.
Replay Protocol
The replay protocol has three phases, namely checkpoint restoration, deterministic
replay, and return to normal execution (Figure 2.8(b)).
Checkpoint Restoration. The CADRE Controller first saves the current MCH
domain-clock counter value in the Replay Stop Marker register. Then, it sends the
REPLAY-INIT message to all agents. On message reception, agents restore the saved
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registers and message queues, invalidate (but not write-back) caches and TLBs, and
execute DETRST. Each agent then freezes its pipeline and sends REPLAY-RDY to the
MCH. On receiving REPLAY-RDY from all agents, the CADRE Controller reads the
Memory Log and restores memory to the previous checkpoint. Finally, it asserts the
BUSRST signal. Upon seeing the BUSRST signal, all agents reset their domain-clock
counters and resume computing, therefore replaying the execution.
Deterministic Replay. The MCH behaves just as during normal execution ex-
cept that IO inputs are replayed from the Input Log and IO outputs are discarded.
IO devices are completely isolated from the system. A supervisor unit in each pro-
cessor plays back the CPU Log, reproducing the clock duty cycle modulation events,
voltage-frequency scaling events, and nondeterministic interrupts and exceptions that
occurred during the original execution. We assume that no unexpected thermal emer-
gencies occur during replay — since we are replaying the execution deterministically,
the thermal profile of the re-execution follows that of the original one.
Return to Normal Execution. When the MCH domain-clock counter reaches the
value stored in the Replay Stop Marker register, the deterministic replay is complete.
CADRE switches back to Normal mode and the IO devices are reconnected.
2.5 Evaluation
Rather than evaluating CADRE with a traditional simulation approach, we estimate
its performance and storage overheads through measurements on a real, non-CADRE
system. A key benefit of this approach is the ability to run real programs to com-
pletion. A shortcoming is that some CADRE overheads are not modeled and that
validation of the proposed algorithms and techniques is not as thorough.
We take an Intel server and estimate the main CADRE performance and stor-
age overheads. Specifically, we measure the performance overhead of (i) periodic
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cache and TLB writeback and invalidation, and (ii) longer main memory latencies
(which would be caused by the bus synchronizers). These are the main CADRE
performance overheads. Less important CADRE performance overheads that are not
measured include (i) the periodic invalidation of branch predictors and potentially
similar structures, and (ii) the memory logging of first writes. Such logging has been
shown to have negligible overhead in [71, 80] because it is not in the critical path of
execution.
Server Measured
Dual-processor 2.8 GHz Pentium-4 Xeon server with Hyperthreading
(4 hardware threads total)
Per-processor L2 cache: 1 MB
Main memory: 2 GB of DDR2-400 SDRAM
Chipset: Intel E7525 with 800 MHz front side bus
OS: SuSE Linux 9.3 with 2.6.11 kernel
Workloads Executed
SPECweb2005: Enterprise webserver running Apache 2.0 with 500
clients. It performs intensive network and disk IO, but it is
CPU bound. Used in the IO experiments only
SPECjbb2005: Enterprise Java middleware with very little IO
SPEComp2001: Parallel scientific applications in C or FORTRAN
with OpenMP parallelization pragmas
SPECint2000 and SPECfp2000: CPU-intensive sequential codes
Table 2.1: Experimental setup. In the plots, we label the workloads WEB, JBB,
OMP, INT, and FP.
To estimate storage overheads, we measure the rate of IO input, which determines
the size of CADRE’s Input Log. To estimate the size of CADRE’s Memory Log,
Section 2.5.1 discusses the results reported in the literature for checkpointing schemes.
Finally, the size of CADRE’s CPU Log is negligible because it stores only rare events.
Table 2.1 shows the characteristics of the server measured and the applications
executed. SPECweb and SPECjbb use Sun’s JDK 1.5. SPEComp is compiled with
Intel’s C and FORTRAN compilers with –O2. SPECint and SPECfp are compiled
with gcc and f77 with –O3. SPECweb is excluded from the performance experiments
because its response time varies greatly from run to run even on the base unmodified
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hardware — it is therefore difficult to separate estimated CADRE slowdowns from
the noise. In our experiments, for each of the SPEComp, SPECint and SPECfp
suites, we run all the applications in the suite in series and report the overall results.
The galgel application from SPEComp is excluded from our experiments because it
generates runtime errors on our machine.
In the following, we first measure the space and performance overheads, and then
address related issues.
2.5.1 Space Overhead
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The two main storage overheads in CADRE are the Input Log and the Memory
Log. To estimate the size of the former, we periodically poll the Linux kernel for disk,
network card, and interrupt controller transfer rates as the workloads run. Recall that
CADRE only needs to log input IO.
Figure 2.9 shows the average data rate for each of the three input IO sources and
each workload. Figure 2.10 shows the peak rate, measured over 100 ms intervals. The
figures show that the sustained input rate is quite low, even for SPECweb. The peak
rate, however, is much higher. The highest rates are seen during application startup.
From these figures, we conclude that if we wish to provide a one-second replay interval
for these workloads during startup, we must buffer approximately 64MB of input IO
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data; for a one-second of steady state, the requirement for the workloads other than
SPECweb is 100KB.
We cannot easily use our experimental setup to estimate the size of CADRE’s
Memory Log. Consequently, we report results from checkpointed systems in the litera-
ture that similarly log in memory on first write. Specifically, SafetyNet [80] logs on av-
erage 50MB/s per processor for the most memory-intensive workload (SPECjbb) [97].
The authors simulate 4GHz single-issue in-order processors. ReVive [71] generates
a maximum log of 125MB/s per processor for the most memory-intensive workload
(FFT) — and, on average for all the applications, a maximum log of 38MB/s. The
authors simulate 1GHz 6-issue out-of-order processors.
These log rates are conservative for CADRE because they were measured for short
checkpoint intervals (330ms and 10ms). First-write log storage overhead increases
sublinearly as we increase the checkpoint interval to CADRE’s one second. Moreover,
logs can use compression to reduce their size to less than half [97]. Overall, if we
assume a rough figure of 50MB/s per processor, our four-core machine would require
200MB to support a one-second checkpoint interval. While exact space overhead
numbers will vary depending on workload, processor, memory, and IO system, both
the Input and Memory Log in CADRE have tolerable sizes.
2.5.2 Performance Overhead
As indicated before, the two main performance overheads in CADRE are the periodic
cache and TLB writebacks and invalidations, and the longer main memory latencies
induced by the bus synchronizers. To estimate the first overhead, we develop a kernel
module that periodically executes the WBINVD instruction on all processors. Such
instruction forces the writeback and invalidation of all on-chip caches and TLBs. We
vary the frequency of WBINVD execution. Our results show that, with one-second
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intervals between executions, the performance overhead is negligible for all workloads.
Even for intervals of 100ms, the overhead is less than 1%. Consequently, for the one-
second CADRE checkpoints, this operation has no performance impact.
Consider now the latencies due to the bus synchronizers. Section 2.3 showed that
the maximum delay that the bus synchronizer adds to a message to ensure determin-
ism is equal to the bus Uncertainty Interval (θ2 − θ1). As per the HyperTransport
protocol for very short buses [43], we assume an Uncertainty Interval equal to one
for our buses. In a round trip from processor to memory, there are four accesses
to source-synchronous buses. With an MCH running at 800MHz, this amounts to
adding, in the worst case, four 800MHz cycles or 14 processor cycles. Consequently,
in the worst case, CADRE adds 14 processor cycles to a round trip that takes ≈ 200
cycles.
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memory.
To estimate the impact of this additional latency, we program the MCH to add
14, 28, 42, or 56 processor cycles to the memory latency. We do this by increasing
the programmable read pointer delay, the RAS–CAS delay, and the clock guard band
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in the MCH [5]. Figure 2.12 shows the resulting slowdown of the workloads for the
different memory latency increases. The figure shows that the increased latency has a
small but measurable effect. If we consider the most realistic latency increase, namely
14 cycles, we see that the overhead is 1% or less for all workloads.
2.5.3 Comparison to the State of the Art
We now compare CADRE to the state-of-the-art in cycle-deterministic systems. The
state of the art is represented by Golan, a hardware testbed used to debug the
Pentium-M processor [49]. Golan attaches a logic analyzer to the pins of the pro-
cessor chip. Every input signal (address, data, and control) arriving at the pins
is logged along with the clock cycle count. Periodically, Golan takes a checkpoint,
which involves writing back and invalidating caches and TLBs, saving the proces-
sor registers, and performing a DETRST-like operation to reset the processor state.
Upon detection of a failure, Golan restores a checkpoint and re-starts execution while
replaying the logic analyzer log.
Although Golan also provides additional capabilities such as signal injection (use-
ful for emulating I/O devices) and shmoo automation, we use it as an archetype of
an approach to support cycle-determinism that we call BusSnoop. In BusSnoop, a
buffering device snoops the pins of the processor chip and logs all the incoming events.
Table 2.2 compares CADRE to BusSnoop.
Characteristic CADRE BusSnoop
Hardware Complexity Moderate High
Replay Distance High Low
Storage Needed Low High
Table 2.2: Comparing CADRE to the state of the art in cycle-deterministic systems.
We argue that CADRE substantially reduces the hardware complexity relative
to BusSnoop. In BusSnoop, the buffering device interfaces to the high-frequency
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processor pins, which requires sophisticated signal tapping support. Alternatively,
if the tapping occurs on the bus inside the chip, BusSnoop may require additional
chip pins to dump on the fly the state that is being collected. Instead, CADRE
buffers state at MCH/memory speeds (the Memory Log) or IO speeds (the Input
Log), which is much simpler to implement. CADRE adds the CADRE Controller and
bus synchronizers, which we believe have modest complexity. Finally, both CADRE
and BusSnoop need similar hardware to ensure CPU determinism, which includes a
mechanism like the CPU Log and appropriate RTL design of the CPU (Section 2.2.1).
Overall, we feel that the reduction in hardware complexity is an important issue,
especially as we suggest incorporating CADRE into systems deployed in the field
(Section 2.5.4).
For a fixed storage requirement, CADRE is able to replay a much longer execution
than BusSnoop. This is because BusSnoop needs to log much more information.
Specifically, consider a 200MB log. As indicated in Section 2.5.1, this is our estimate
of the size of the CADRE Memory Log needed to support one-second replays in our
machine. To a first approximation, we neglect the Input Log requirements because,
after program startup, they typically amount to noise over the Memory Log. On the
other hand, BusSnoop fills 200MB very quickly. To see why, consider Figure 2.11,
which shows the input data rates in the front side bus for each workload. These results
are obtained with VTune [1]. These rates are typically 1-2 GB/s, with SPECjbb
generating 2.03 GB/s. Let us assume that a BusSnoop log entry stores a 32-bit
timestamp and a 64-bit data field. If we run SPECjbb, a 200MB buffer fills in only
(200MB/s/2.03GB/s)× 2
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≈ 66ms. Consequently, BusSnoop’s replay period is shorter.
Finally, from the previous discussion, we see that to support the same replay
distance, CADRE needs much less log storage than BusSnoop. More specifically,
BusSnoop’s storage size is proportional to the duration of the period we want to
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replay. On the other hand, CADRE’s Memory Log size increases only sublinearly
with time because first-writes become less frequent with time. In fact, CADRE
can support even an almost unbounded replay period with a checkpoint storage size
equal to the memory size. In this case, we save the whole memory state to disk and
run CADRE without Memory Log. CADRE then only needs to log IO. With IO
bandwidth on the order of 100KB/s, the Input Log for a one-hour execution totals
only 360MB, which comfortably fits in a dedicated DRAM buffer.
2.5.4 Using CADRE
Finally, we examine how to use CADRE. Typically, we use CADRE to replay after a
hardware fault is found. In this case, the Memory Log and a register checkpoint are
used to restore a checkpointed state. Then, re-execution proceeds by replaying the
Input and CPU Logs. Test access ports (e.g., JTAG) are used to read data out of each
component. To examine the microarchitectural state in more detail, it is possible to
transfer the checkpointed state and logs to a logic simulator. Using the simulator, an
engineer can view any waveform in the system. This dump-to-simulator technique is
identical to that used in existing systems.
As indicated in Section 2.5.3, CADRE can be made to support almost unbounded
replay periods. This is done by copying the contents of the main memory to a reserved
block of “checkpoint” DRAM or to disk, and executing without generating any Mem-
ory Log. CADRE can then potentially execute for hour-long periods. This enables
schemes for detecting long-latency faults, such as running periodic self-consistency
checks in software.
The original motivation for CADRE was to develop a mechanism to assist in sys-
tem bring-up and test. However, given CADRE’s modest overheads, we propose to
incorporate it in deployed systems as well. Deploying CADRE in production systems
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provides hardware vendors with a powerful tool to debug customer-site failures. The
customer could send the CADRE checkpoint preceding the crash to the vendor, who
could then use it to reproduce the fault exactly using in-house hardware and sim-
ulators. The checkpoint includes memory state and Memory Log, the checkpointed
register state, and the Input and CPU Logs. The idea is similar to the current use of
software crash feedback agents that help software developers identify bugs in deployed
software.
2.6 Related Work
Removing Sources of Nondeterminism. Mohanram and Touba [64] look at
the problem of deterministic transmission over source-synchronous buses for the case
when the bus clock rate is faster than the core clock rate of the receiver. They
propose a slow trigger signal that is synchronized with both clocks. The transmitter
and receiver ensure determinism by synchronizing the times of message transmission
and reception with the trigger signal.
For globally-asynchronous locally-synchronous clock domains, the Synchro-tokens [34]
scheme was recently proposed. In this scheme there are handshake and data signals
that are synchronized with each other. After a clock domain receives a handshake
signal, it starts its clock, processes the data, and then pauses its own clock. Buses
connecting clock domains achieve less than half the throughput, and incur a latency
that is at least four times that of synchronous buses. Lastly, this scheme is prone to
deadlocks.
Using Logic Analyzers to Log Signals. The most related work is the work on the
Golan platform for the verification of Pentium-M [49] (explained in Section 2.5.3). It
uses logic analyzers like the Agilent-8045 [86] to log all the inputs at the processor’s
pins. The logic analyzer saves the value of the signal along with the clock cycle at
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which it was latched into the domain of the core clock or bus clock. A typical logic
analyzer has 64 channels and logs around 64MB worth of data. It has sophisticated
interfaces to view and analyze the data. The Golan platform also has a mechanism
to transfer the state to an RTL simulator for further debugging.
Tsai et al. [87] propose a scheme to provide deterministic replay for real-time
programs. They start out with two processors running in lockstep. Upon a triggering
condition or periodically, the second processor freezes itself and hence, it contains
the checkpointed state. After that, a logic analyzer starts logging all the signals,
interrupts, traps, and exceptions on the processor memory bus, which can be used to
replay the execution from the checkpointed state.
2.7 Summary
This chapter presented a cost-effective architectural solution to the problem of cycle-
accurate deterministic execution on a board-level computer. We characterized the
sources of nondeterminism in current computers and showed how to address them.
In particular, we presented a novel technique to circumvent one of the most difficult
sources of nondeterminism, namely the timing of messages on source-synchronous
buses crossing clock-domain boundaries. The proposed solution completely hides this
nondeterminism at the cost of a small latency penalty and modest hardware.
Extending a four-way multiprocessor server with the resulting CADRE architec-
ture enables cycle-accurate deterministic execution of one-second intervals with mod-
est buffering requirements (around 200MB) and minimal performance loss (around
1%). The intervals with deterministic execution can be extended to minutes and log-
ging overhead will remain reasonable for many workloads. Such long intervals are a
substantial improvement over the tens of milliseconds between checkpoints in current
schemes. Overall, CADRE significantly enhances hardware debugging.
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Chapter 3
Detecting and Recovering from
Hardware Bugs
3.1 Introduction
The complexity of today’s high-performance processor designs has grown to a point
where design verification is a major bottleneck [13, 19, 30]. Processor verification is
a multi-year effort that is highly labor and compute intensive. It involves running
formal verification tools and extensive test suites during both pre- and post-silicon
stages, in a race to meet production shipment qualification. Overall, verification
accounts for 50-70% of processor development time [10].
Unfortunately, even with all these resources, many defects still slip into production
silicon. Perhaps the most notorious one is the Pentium floating-point division bug [33],
which caused an error in the 9th or 10th decimal digit. It lead to a $500 million chip
recall. A 1999 defect in the Pentium III [31] led original equipment manufacturers to
temporarily stop shipping Intel servers. Problems in the cache and prefetch engine
of the Pentium 4 [60] led to disabling prefetching in multiprocessor systems. More
recently, defects led to a recall of Itanium 2 processors [32], incorrect results in the
AMD Athlon-64 [83], and circuit errors in the IBM PPC 750GX [84]. The latter
processor had some instructions that could not run at the rated 1 GHz, and IBM
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recommended running at 933 MHz. Less conspicuously, practically all processors in
the field have several tens of known design defects, as reported by manufacturers in
“errata” documents [6, 44, 45, 65].
There is every indication that this problem is about to get worse. Moore’s law
is enabling more design integration [37], increasing verification effort while hurting
signal observability. Larger verification teams increase the risk of defects due to
miscommunication. The ambiguities of the many new standards to support will also
contribute to defects. All this suggests that, in addition to better verification tools,
we need novel approaches to handle defects.
Ideally, we would like processor design defects to be treated like system software
bugs. When the chip vendor discovers a new defect in a processor, it should be able to
broadcast a “hardware patch” to all the chips in the field to fix them. Once installed,
the patch should automatically detect when the defect is about to be exercised, and
either avert it or repair its effect on the fly.
Such support would have two obvious benefits. First, it would enable in-the-
field repair of incorrect behavior, avoiding erroneous execution and expensive chip
recalls. Second, it would conceivably allow a company to release production silicon
to market earlier, without so much in-house testing, thereby gaining a valuable edge
over competitors. For example, the last ten weeks of testing could be saved, when
the rate of detection of new bugs decreases to near zero [30].
Sadly, the state of the art is far from this vision. Perhaps the closest approaches
are those of Itanium and Crusoe. In Itanium, some important functions such as TLB
and FP unit control are supported in firmware, which is correctable with patches [47].
While this EPIC feature gives flexibility, it is slower than a hardware implementation.
We would like the whole chip to be patchable and have no performance cost at all.
Crusoe uses code translation and, therefore, can work around defects by changing the
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translation software [55]. However, most processors do not support this approach.
Note also that patchable microcode such as IBM’s Millicode [35] is not a solution
either, since a complex design defect is not very correlated with the execution of any
given instruction opcode.
As a step toward our vision, we make three contributions. First, by analyzing
the design defects in AMD, Intel, IBM, and Motorola processors [6, 44, 45, 65], we
gain insight into how to detect and recover from them. Serious design defects are
consistently concentrated in the core’s periphery and cache hierarchy. Moreover,
many of them can be detected before they have corrupted the system.
Second, we propose Phoenix, novel field-programmable on-chip hardware that de-
tects and recovers from design defects. Phoenix taps key control signals and, using
downloaded defect signatures, combines the signals into conditions that flag defects.
When a defect is detected, Phoenix flushes the pipeline and either retries or invokes
a customized recovery handler. We also present an algorithm to automatically size
Phoenix for new processors.
Finally, we evaluate Phoenix. Phoenix induces negligible slowdown. Our design
taps about 200 signals and adds only 0.05% area and 0.48% wire overheads to the
chip. Phoenix detects all the serious defects that are triggered by concurrent control
signals. Moreover, it recovers from most of them, while simplifying recovery for the
rest. Given the very high cost of processor defects, we believe this coverage fully
justifies Phoenix. Finally, our algorithm effectively sizes Phoenix for new processors
of completely different types.
This chapter is organized as follows. Section 3.2 characterizes design defects;
Sections 3.3 and 3.4 present and argue for Phoenix; Section 3.5 evaluates it; and
Section 3.6 describes related work.
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3.2 Characterizing Processor Design Defects
Commercial microprocessors in the field are known to have design defects — pop-
ularly known as hardware bugs. When these bugs are exercised, they have serious
consequences such as a processor crash, data corruption, I/O failure, wrong compu-
tation, or a processor hang. Moreover, as new generations of processor chips become
more complicated, design defects are expected to become more prevalent [10, 37].
Processor manufacturers list these bugs in errata documents [6, 44, 45, 65] that
are updated every few months, as defects are discovered and fixed — typically, with
a silicon re-spin. For each defect, the document lists the condition that triggers it. A
condition is a set of events, such as an L2 cache miss, a snoop request, and an I/O
interrupt, with timing information. Sometimes, the document also gives a workaround
to avoid exercising the defect. Workarounds often involve disabling hardware features
such as the power control manager or multiprocessor support.
Label Processor First Version Features
- Last Version
K6 AMD K6-2 Aug’98-July’99 4-issue core, SIMD support
P3 Intel Pentium III May’99-Nov’04 On-chip L2 cache, SSE instructions,
P6 core
Athlon AMD Athlon (32 bit) Aug’00-Oct’03 9 FUs, pipelined FPU
P4 Intel Pentium 4 Nov’00-Nov’04 Trace cache,hyperthreading,
20-stage pipeline
Itan1 Itanium (3 MB L3) June’01-May’03 EPIC arch, 10-stage pipeline, L3 cache
IBM-G3 IBM 750FX (G3) Apr’02-Nov’04 2-issue RISC machine
Itan2 Itanium 2 July’02-Feb’05 Higher frequency, more scalable
Mot-G4 Motorola MPC7457 Feb’03-Nov’04 Improved FPU, AltiVec insts,
L3 cache cntrl.
P-M Intel Pentium M Mar’03-Dec’04 Similar to P3, emphasis on power
efficiency
Athl64 AMD Athlon-64 Apr’03-June’04 Mem. controller on chip,
hypertransport, 64 bit
Table 3.1: Processor versions
In Table 3.1 and Table 3.2, we take ten recent processors and list the version
range considered, key architectural features, frequency, approximate area and number
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Label Freq Area # Trans # Design
(MHz) (mm2) (Mill.) Defects
K6 550 81 9 18
P3 1200 79 44 92
Athlon 2200 115 54 19
P4 3400 131 55 99
Itan1 800 465 220 40
IBM-G3 1000 37 30 27
Itan2 1800 374 410 10
Mot-G4 1333 98 58 32
P-M 2200 84 140 33
Athl64 2400 193 106 48
Table 3.2: Number of transistors and design defects.
of transistors, and number of design defects reported. In the number of defects, we
include all the different ones in all versions. While some may have been fixed in some
revision, they still exist in the field.
From the table, we see that the number of design defects per processor ranges
from 18 to 103. As an illustration, Table 3.3 describes three defects. The first one
can occur if the L1 suffers a cache miss while the power manager is on and the L2
is being flushed. In this case, some L2 lines may get corrupted. The second defect
involves four concurrent bus and cache conditions that cause a system deadlock. The
third defect is a pipeline timing issue that induces incorrect results.
K6 P3 Athlon P4 Itan1 IBM−G3 Itan2 Mot−G4 P−M Athl64 Mean
N
um
be
r o
f B
ug
s
0
10
20
30
40
50
60
NonCritical Critical
84
complex
concurrent
Figure 3.1: Classification of design defects in each processor.
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Defect Proc. Defect Description
Defect1 IBM-
G3
If the L1 suffers a miss while the
power manager is on and the pro-
cessor is flushing its L2, some L2
lines may get corrupted. [Signal
condition: L1WAITMISS & DPM
(dynamic power management) &
L2FLUSH].
Defect2 P4 If a cache hits on modified data
(HITM) while a snoop is going on,
and there are pending requests to
defer the transaction and to re-
initialize the bus, then the snoop
is dropped, leading to a dead-
lock. [Signal condition: SNOOP &
HITM & DEFER & BUSINIT ].
Defect3 Athl64 When an Adjust after Multiply
(AAM) instruction is followed by
another AAM within three instruc-
tions, or is preceded by a DIV in-
struction by up to 6 instructions,
the ALU produces incorrect results.
Table 3.3: Examples of processor defects.
Figure 3.1 classifies the defects into those appearing in non-critical structures
(NonCritical) and the rest (Critical). NonCritical are defects in modules such as
performance counters, error reporting registers, or breakpoint support. They also
include Itanium firmware defects, which are correctable with patches.
Focusing on the Critical defects, we see that, on average, there are slightly over
25 of them per processor. We divide them into two groups. One group is those that
are triggered by a relatively simple combination of concurrent signals. We call these
defects Concurrent. Defect1 and Defect2 in Table 3.3 are Concurrent defects. The
remaining Critical defects have more complex triggering conditions. They typically
depend on some internal state and a sequence of events (e.g., when event E has
occurred in the past, if signal S is asserted ...). We call these defects Complex.
Defect3 in Table 3.3 is a Complex defect. From Figure 3.1, we see that on average
69% of the Critical defects are Concurrent.
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Figure 3.2: Classification of the Critical defects based on
modules
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Figure 3.3: Critical defects in the memory module.
3.2.1 Where Are the Critical Defects?
Figure 3.2 classifies the Critical defects according to the module in which they are:
fetch unit (including L1 I-cache); execution unit; memory subsystem (rest of the
caches, memory bus, and multiprocessor modules); I/O and interrupt subsystems
(I/O+Int); and “system-related” units (System). The latter include the power and
temperature management unit, the voltage/frequency scaling control unit, and the
clock distribution network.
The largest fraction of defects occurs in the memory subsystem. Moreover, if
we add up the Mem, I/O+Int, and System defects, we see that the defects in the
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“periphery” of the core dominate. This is because the inner core (Fetch and Exec)
is usually more thoroughly tested and its components are typically reused across
projects more.
Figure 3.3 classifies memory system defects based on where they are: data-L1, L2,
L3, TLB plus virtual memory system, multiprocessor structures (Mp), and memory
controller (MemCntrl). We see that, on average, TLB plus virtual memory and MP
structures dominate. Overall, a defect-detection scheme largely focused on the inner-
core such as DIVA [8] will not work well. Instead, our field-programmable scheme
should draw most of its input signals from the periphery in general, and from the
TLB plus virtual memory and multiprocessor structures in particular.
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Figure 3.4: Critical defects across Pentium pro-
cessors.
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Figure 3.5: Critical defects across
AMD processors.
Analysis Across Generations
We gain additional insight by examining how the Critical defects change across gen-
erations of the same processor family. Figures 3.4 and 3.5 show the Intel Pentium
and AMD processor families, respectively. The figures contain the relevant bars from
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Figure 3.2 in absolute terms. Figure 3.4 also includes bars for the Pentium and
Pentium-II.
The defect profile from the Pentium to the Pentium 4 remains similar, both in
absolute and relative terms. This is despite the fact that design teams reuse their
know-how across generations, and that it can be shown that a given defect very rarely
persists across generations. This suggests that when designers lay out the Phoenix
hardware, they can use their experience from prior generations to decide how to
distribute it in the new chip.
The Pentium-M in Figure 3.4 and the Athlon-64 in Figure 3.5 suggest that when
a design is significantly simplified (the Pentium-M has no MP support) or enhanced
(the Athlon-64 has an on-chip memory controller and more), the absolute number
of defects can change a lot. Designers can use this knowledge to size the Phoenix
hardware for a new chip.
Type Process Examples of Workarounds
Hardware Change bios chip or Disable certain feature (hyperthreading, MP, prefetching,
modify motherboard ECC, memory scrubbing). Limit the voltage or frequency
modes of different parts of the system (CPU, memory,
I/O).Limit the settings for clock gating or memory refresh.
Set hardwire pins to certain logic values.
OS OS patch Use certain order to initialize memory or I/O devices.
Process interrupts in a certain order. Add fences.
Disable prefetching. Limit the settings for power,
frequency, or paging (size and segmentation parameters).
Compiler Compiler changes Add fences. Separate certain instruction types.
Put no-ops. Avoid certain instruction combinations.
Firmware Firmware patch Change firmware for FP ops, interrupt handling, ECC
checking, page table walking, and TLB miss handling.
Table 3.4: Characterization of existing workarounds. They typically impair
the system in some way.
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Figure 3.6: Classification of the Critical defects based on
how they manifest.
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Figure 3.7: Classification of the workarounds for Critical
defects.
3.2.2 How Do Defects Manifest & Can Be Worked Around?
To further understand the Critical defects, Figure 3.6 shows how they manifest. They
corrupt caches or memory (Corruption), hang the processor (Hang), cause an I/O
failure (I/O-failure), compute, load or store wrong data or addresses (Wrong), or have
unpredictable effects (Unpred). The latter range from application error to processor
shutdown, and are often caused by defects in the temperature or power manager. We
observe that the manifestations are largely catastrophic.
Figure 3.7 shows the type of workarounds that the vendor proposes for these de-
fects. Workarounds can be based on hardware (HW), compiler (Compiler), operating
system (OS), firmware (FW), or be non-existent. Table 3.4 shows some examples.
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Figure 3.7 shows that on average less than 60% of the Critical defects have
workarounds. Of these, HW workarounds are mostly targeted to chip-set designers
and equipment manufacturers, and typically impair the processor. OS and Compiler
workarounds are targeted to OS and compiler developers, respectively. They range
from minimal to significant software patches, often have as many versions as supported
OS versions, and can lead to the removal of features. Finally, FW workarounds are
found only for some Itanium defects. Note that the defects are not in the firmware
— the workarounds are. They involve patches that the user can download. These
are not patches that implement an operation differently; they typically disable func-
tionality. Overall, except for FW workarounds, the user can do little to avoid these
defects. Our goal is to extend a FW-like workaround procedure to all defects without
any performance cost.
3.2.3 How Can Defects Be Detected and Avoided?
Finally, we examine some traits of the defects that can help us detect and avoid them.
To detect a defect, we must identify the combination of signal conditions that can
trigger it. This is reasonably easy to do for Concurrent defects. However, it is harder
for Complex ones because they are caused by complex state and sequences of events.
Therefore, we just focus on Concurrent defects, which are 69% of the Critical ones.
Among the Concurrent defects, we observe that there are those whose triggering
condition can be detected before any damage is done. We call these defects Pre, for
pre-detection. One example is Defect1 in Table 3.3: if the processor is about to flush
its L2 (L2FLUSH signal on) and the dynamic power manager is on (DPM signal on),
there is a possibility that, in the middle of the flush operation, the L1 suffers a miss
and Defect1 is triggered. As another example, there are combinations of instructions
that trigger a defect when they execute or commit, and such combinations can be
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Figure 3.8: Classification of the Concurrent defects based
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Figure 3.9: Classification of the Post defects based on the
extent of the damage caused.
detected earlier in the pipeline, before exercising the defect.
The other Concurrent defects have triggering conditions that cannot be detected
before the damage is potentially done. We call these defects Post, for post-detection.
An example is Defect2 in Table 3.3: by the time we detect that the four conditions
occur, the snoop may have been dropped.
Figure 3.8 breaks down Concurrent defects into Pre and Post. In nearly all cases,
Pre dominate. On average, they account for 60% of the Concurrent defects. Typically,
their triggering conditions are detected several cycles before the defects actually occur.
Most of the Post defects are detected when they occur or at most a handful of cycles
afterward.
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To handle Post defects, we must understand the extent of the damage they cause.
This is shown in Figure 3.9. Local are defects that affect only a very localized module.
An example is the corruption of a threshold register in the power manager module.
The other defects affect larger parts of the system: Pipeline affect the pipeline; Cache
can additionally affect the caches; Mem can also affect the memory; finally, I/O can
additionally affect the I/O subsystem. The Figure shows that most Post defects affect
caches and/or memory. Local and Pipeline only account for 7% of the defects.
3.3 Phoenix: Defect Detection and Recovery
3.3.1 Proposed Solution
Based on the data analyzed, we propose to handle processor design defects by includ-
ing novel field-programmable hardware called Phoenix in the processor chip. The
goal is to patch buggy hardware in the field as we do today for software. Ideally,
when a processor vendor discovers a new design defect, it will release a patch that
chips in the field use to re-program their Phoenix hardware. Thereafter, every time
that the defect is (or is about to be) exercised, Phoenix will detect it and hopefully
avert it or help recover from it. Phoenix can be re-programmed multiple times.
Specifically, we program Phoenix to: (i) tap all the control signals that participate
in triggering Concurrent bugs, and (ii) flag when the signals take the combinations
of values that exercise Concurrent bugs. On detection of one such combination, the
pipeline is flushed and a supervisor recovery handler is invoked with low overhead.
The recovery action depends on the type of defect. If the defect is Pre, it has not
been exercised yet. Phoenix averts the defect by having flushed the pipeline and,
possibly, by temporarily disabling one of the signals that contributes to the defect. For
example, in Defect1 of Table 3.3, the power manager is temporarily turned off while
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L2 is being flushed. As the pipeline refills, the defect will very likely be averted. The
reason is that these defects require a very specific interleaving of events, and flushing
and re-filling the pipeline (with possibly a disabled signal) changes this interleaving.
Indeed, pipeline flushing is used by the Pentium Pro to eliminate corner cases after
manipulating control registers [22], and was used by the IBM 3081 to work around
design bugs.
While we expect this to suffice, if the defect re-occurs, Phoenix flushes the pipeline
again and emulates the subsequent few instructions in software. In this case, event
interleaving changes considerably.
If the defect is Local Post or Pipeline Post, the defect has affected a limited section
of the processor. Consequently, we follow the same procedure as in Pre defects. In
the case of Local Post, the corrupted module (e.g., the power manager module) is also
reset.
For the rest of Post defects, a pipeline flush is insufficient, since caches, memory,
or I/O may already be corrupted. In this case, a recovery handler customized to
that defect is executed (if provided by the vendor) or an exception is passed to the
OS. Some form of recovery may be possible because the defect has just occurred, and
corruption may not have propagated widely. A more generic (and expensive) recovery
approach would be to rely on a checkpointing scheme to roll back execution to a prior
checkpoint. The scope of the rollback would depend on the type of defect (Figure 3.9).
Cache defects require cache state rollback, like in thread-level speculation systems;
Mem defects require memory rollback, such as e.g., [71, 80]; I/O defects need I/O
rollback, such as e.g., [67]. How to tune these schemes for the very short detection
latency and low frequency of Post defects is beyond our scope.
Overall, by tapping the necessary signals, we argue that Phoenix can detect all
Concurrent defects (69% of Critical). Moreover, by flushing the pipeline and possibly
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disabling a signal or emulating instructions in software, Phoenix can recover from the
Concurrent Pre, Local Post, and Pipeline Post ones (63% of Concurrent). For the
rest of Concurrent defects, Phoenix may simplify recovery by immediately invoking a
customized recovery handler. Section 3.3.3 discusses what it would take for Phoenix
to additionally detect the remaining Critical defects, namely the Complex ones.
Note that Phoenix’s coverage of design defects is lower than the coverage of hard
or soft faults by certain reliability schemes — often over ninety five percent. However,
given the very high cost of design defect debugging, we claim that Phoenix is very
cost-effective (Section 3.4).
3.3.2 Detailed Design
Conceptually, Phoenix consists of four units (Figure 3.10(a)). The Signature Buffer
is a software structure that contains information to program Phoenix. The Signal
Selection Unit (SSU) is programmable hardware that selects the logic signals to be
monitored. The Bug Detection Unit (BDU) is programmable hardware that combines
the selected signals into the logic expressions that flag when defects occur. Finally, the
Global Recovery Unit takes the outputs of the BDU and, if any is asserted, initiates
recovery.
Since centralized SSU and BDU units are not scalable, we develop a distributed
design. We logically divide the chip into several Subsystems, such as the fetch unit,
data cache, or memory controller, and assign one SSU and one BDU to each of them.
Then, rather than directly connecting all SSUs to all BDUs, we logically divide the
chip into Neighborhoods of several subsystems each. Each neighborhood has one Hub,
which collects signals from the neighborhood’s SSUs and passes them to other hubs,
and brings in signals from other hubs into the neighborhood’s BDUs.
Figure 3.10(b) shows the chip with one hub per neighborhood. Neighborhoods
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are selected based on the chip floor-plan. They contain subsystems that are both
physically close and functionally related. As an example, Figure 3.10(c) lists the
four neighborhoods used for the Pentium 4. Figure 3.10(d) shows one neighborhood.
It has one SSU-BDU pair per subsystem, each one supplying signals to and taking
signals from the neighborhood hub. Figure 3.10(e) lists all the subsystems that we
consider, although not all chips have all the subsystems. We now describe each
Phoenix component in turn.
Signature Buffer. This is a software structure where a supervisor process stores
a Defect Signature downloaded from the processor vendor. A signature is a bit-
vector with as many bits as there are programmable transistors in the Phoenix hard-
ware. The OS reads the signature and writes it to memory-mapped locations that
re-program the SSUs, hubs, and BDUs. If more defects are discovered, an augmented
signature is downloaded and used to re-program Phoenix. From our evaluation of the
hardware in Section 3.5, we estimate that the size of a signature needs to be no larger
than 1Kbyte.
Signal Selection Unit (SSU). The SSU is a field-programmable switch (Fig-
ure 3.11(a)). Its inputs are all the control signals generated by the subsystem that, in
the designers’ judgment, could possibly help flag any yet unknown defect condition.
For example, for the L2 cache subsystem, they could include the signals for cache hit,
access, read or write, snoop, invalidation, lock, flush, unaligned access, and access
size. At the intersection of each SSU’s input and output line there is a programmable
pass transistor. Each output line can be connected to at most one of the inputs.
Hub. A hub is a field-programmable switch that takes signals from the neighbor-
hood SSUs and from the other hubs, and has outputs going to neighborhood BDUs
and to other hubs (Figure 3.11(b)).
Bug Detection Unit (BDU). The BDU is a Field-Programmable Logic Array
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(FPLA) (Figure 3.11(c)). Its inputs are some of the outputs of the local SSU (i.e.,
the SSU in the same subsystem) and some of the outputs of the neighborhood hub.
The reason for the latter is that defect conditions sometimes combine signals from
multiple subsystems. The BDU outputs are the defect conditions that this particular
BDU flags.
Since signals are routed across the chip, they may take varying numbers of cycles
to reach their destination BDU. However, a BDU must capture a snapshot of signals
corresponding to a given cycle. To accomplish this, we insert delay compensation
buffers at every BDU input. They can be programmed to delay a signal for a number
of cycles (Figure 3.11(d)).
Global Recovery Unit. The outputs of the BDUs are routed to the Global
Recovery Unit (Figure 3.10(a)). Each of them is connected to one bit of the Defects
register. When one of these bits gets set, the hardware automatically flushes the
pipeline and jumps to the entry point of the recovery handler.
Recovery Handler. The Phoenix recovery handler is a set of supervisor software
routines downloaded from the vendor that are stored in memory. Figure 3.11(e) shows
the recovery handler algorithm. Depending on which bit in the Defects register was
set, a different action is taken.
For Pre or Pipeline Post defects, the handler attempts to further change the
processor state by possibly turning off one of the signals contributing to the defect
condition. Then, it sets a timer and resumes execution. If the timer expires before
the same BDU output is asserted again, the defect has been averted, and the handler
turns the corresponding signal on again. Otherwise, the handler is retried from the
beginning. In this case, however, the handler emulates in software a set of instructions
to completely change the interleaving.
For Local Post defects, the handler performs the same operations except that it
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also resets the corrupted module.
For the rest of Post defects, if the appropriate checkpointing scheme is supported,
the handler triggers a roll back to a previous checkpoint and resumes execution.
Otherwise, it sends an exception to the OS or, if a specialized recovery handler was
provided by the vendor, it invokes it.
3.3.3 Handling Complex Defects
Enhancing Phoenix to also detect Complex defects would have to address two issues.
First, the triggers for these defects are described as sequences of events (Defect3
of Table 3.3 is a simple example). Consequently, Phoenix would have to include
hardware to capture the sequences, most likely using string matching algorithms.
These algorithms typically combine multiple FSMs to match a string. Therefore,
Phoenix would have to include FSMs that are programmed dynamically. This can
done by using lookup tables to store the state transitions for the FSMs.
The second, harder problem is the way in which the signals of Complex bugs
are specified. They are given as a set of microarchitectural events like in Concurrent
defects in only a few cases. In some cases, they are instead given as one event and some
unspecified “internal boundary condition”. Moreover, in most cases, they are given as
obscure internal conditions, often corresponding to RTL-level signals. These signals
are both hard to tap and very numerous. For example, one Complex defect starts
with a prefetch that brings erroneous data into the cache, setting some internal error
state but not notifying the OS because the program correctness has not been affected.
If the data is later read, no error is reported (this constitutes the Complex defect)
because it appears that the existing internal error state inhibits any error reporting.
This internal error state is given in terms of RTL level-like signals. Overall, handling
Complex defects involves an unappealing quantum loss in cost-effectiveness.
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3.3.4 Sizing Phoenix Hardware
As engineers design a new processor, they do not know what design defects it will
have and, therefore, how to size its Phoenix hardware. However, it is at this time
that they need to choose the signals to tap, and the size and spatial distribution of
the Phoenix logic structures, wires, and delay buffers.
To solve this problem, we propose to use the errata documents of the 10 processors
analyzed in Section 3.2 to determine, for these processors, what signals to tap, how
to combine them into defect conditions, and how to route them to minimize logic,
wires, and buffers. From these “train-set” processors we can extract parameterized
rules of the Phoenix hardware required, which we can then apply to new processors.
In Section 3.5, we apply the rules to 5 completely different processors.
To understand the procedure, we note that Phoenix taps two types of signals:
Generic and Specific. Generic signals are microarchitectural events largely common
to all processors, such as cache miss, bus transaction, or interrupt. In practice, their
number is largely bounded by very low hundreds. Specific signals are specific to a
processor, such as hyperthreading enabled or thermal duty cycle settings. They are
special pins or registers in the processor, and can be compiled from the processor’s
manual.
From the train-set processors, we generate two pieces of information. First, we
compile the list of Generic signals that participate in Concurrent defects in any of
our 10 processors. This list has ≈150 signals. Second, we generate rules of thumb
that, given the number of signals tapped from a subsystem or from a neighborhood,
provide the recommended sizes of the Phoenix logic structures, wires, and buffers for
the subsystem or neighborhood, respectively. We generate these rules by generating
scatter plots of the hardware needed by all subsystems and neighborhoods of the
train-set processors and taking the envelope lines of the plots. The rules for our
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10 processors are shown in Table 3.5, where s is the number of signals tapped in a
subsystem, and nA and nB are the total number of signals tapped in neighborhoods
A and B, respectively.
Wires from local SSU to neighborhood Hub: s/4
Wires from local SSU to local BDU: s/4
Wires from neighborhood Hub to local BDU: s/3
Local BDU outputs: s/3
Wires from Hub in neighborhood A to Hub in
neighborhood B: (nA + nB)/20
One-bit buffers in each BDU input: Maximum
number of cycles to traverse the chip
Table 3.5: Rules of thumb to size the
Phoenix hardware. They are based on our
10-processor train set.
2. Place the SSU−BDU pair of each subsystem,
    group subsystems into 3 − 6 neighborhoods,
    place the hub of each neighborhood
   1.1. Take the list of Generic signals from train set
   1.2. Compile the list of Specific signals from manual
1. Generate the list of signals to tap
   1.3. Combine the two lists
    based on the rules of thumb
3. Size the Phoenix logic structures, wires, and buffers
Phoenix Algorithm
Table 3.6: Phoenix algorithm to size the Phoenix
hardware for a new processor.
With this information, Table 3.6 shows the 3-step Phoenix algorithm, used to size
the Phoenix hardware for a new processor. In the first step, we generate the list of
signals that Phoenix needs to tap. They are the sum of the Generic signals (obtained
from the train-set processors) and the Specific ones for this processor (taken from the
processor’s manual).
In the second step, we decide the locations of the SSU-BDU pairs and hubs in
the chip floor-plan1. For this, we identify the subsystems of Figure 3.10(e) in the
1We used this same procedure to place the SSU-BDU pairs and hubs in the train-set processors.
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chip floor-plan. For each subsystem, we place its SSU-BDU pair at a boundary of
the subsystem, close to adjoining subsystems. Then, we apply the k-means cluster-
ing algorithm to automatically group subsystems into 3-6 neighborhoods. Typically,
subsystems that are related to each other are already laid out close by and, therefore,
end up in the same neighborhood. In practice, however, what subsystems end up in
what neighborhoods is not very important. In each neighborhood, we place a hub
approximately in the centroid of all the SSU-BDU pairs.
Finally, in the third step, we use the rules of thumb of Table 3.5 and the number
of tapped signals per subsystem and neighborhood (from steps one and two) to size
and lay out the Phoenix logic structures, wires, and buffers.
3.4 Usefulness of Phoenix
This section addresses several questions regarding the usefulness of Phoenix.
Why We Believe that Phoenix Detects All Concurrent Defects. Phoenix
uses control signal conditions to detect defects. The reason why we believe this
approach works is the way errata documents are written. First, since the defects are
meant for system designers, they are given as conditions that designers can manipulate
— generic microarchitectural events such as “cache miss” or processor-specific ones
such as “pin A20 asserted”. Second, for a vast community of system software writers
and other equipment manufacturers to avert the bug with a modest amount of effort,
the conditions need to be simple. In fact, they are likely to be a superset of the real
conditions. Consequently, if the defect is exercised, these simple signal conditions
must be asserted. Concurrent defects are easier to detect because there is a time
window when all participating signals are asserted.
There is evidence from another scheme [93] that capturing high-level signal condi-
tions is effective. Such scheme uses signal conditions to activate a hardware module
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that breakpoints the processor (Section 3.6).
Why We Believe that Phoenix Recovers from the Concurrent Pre, Local
Post, and Pipeline Post Defects. Design defects are subtle by definition and,
therefore, exercised only with a very specific interleaving of events. With a different
interleaving, the defect disappears. Flushing and re-filling the pipeline (especially if
one participating signal can be disabled) is known to change event interleaving [22]. In
the worst case, Phoenix emulates a set of instructions in software in the re-execution,
which completely changes the interleaving. Therefore, this approach is effective to
avert Pre, Local Post and Pipeline Post defects.
What Fraction of the Manufacturer Workarounds Is Still Needed. Each
workaround corresponds to a single defect. Consequently, for each defect that Phoenix
recovers from, there is one less workaround needed— although, as shown in Figure 3.7,
over 40% of the defects have no known workaround to start with. Based on Phoenix’s
coverage, about 69 x 63 = 43% of the workarounds are unneeded. If, with specialized
handlers, Phoenix can additionally recover from the remaining Post defects, then it
could eliminate up to about 69% of the workarounds.
This has a very significant impact, as workarounds are very expensive. Moreover,
they are quite different than Phoenix recovery handlers. First, hardware workarounds
typically impair the system performance, while Phoenix recovery handlers do not.
Second, software workarounds are likely to be OS-specific and, therefore, require
multiple versions, while Phoenix handlers are not.
Why Existing Techniques such as Patchable Microcode or Opcode Traps
Do Not Work. Popular past and current processors support microcode patching
or opcode traps — e.g., IBM’s zSeries [35] and Intel’s Pentium 4 [46]. These tech-
niques cannot be used to effectively detect the defects considered here. The reason
is that each of our defects occurs when there is a subtle combination of events; such
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occurrence is not very correlated with the execution of any given instruction opcode.
For example, Defect2 in Table 3.3 appears when a cache hit occurs at the same time
as a snoop, a request to defer the transaction, and a request to re-initialize the bus.
It is unproductive to handle this defect by performing additional checks or trapping
at every single load and store. Even if we did, it is unclear what change to the in-
struction microcode could avoid the defect. This is why vendors propose expensive
workarounds for these defects.
Why Phoenix’s Coverage Justifies its Cost. Phoenix detects 69% of defects
and, of those, recovers from 63% and helps recover from the rest. This coverage
of design defects is lower than the coverage of hard or soft faults attained by cer-
tain reliability schemes — often over ninety five percent. However, we argue that
Phoenix is still very cost-effective. The reason is the high cost of debugging design
defects. Indeed, while well-known redundancy-based techniques such as ECC or par-
ity handle hard and soft faults well, they do not work for subtle design defects. Only
laborious design verification can detect such defects. Those that are detected before
releasing silicon may require 2-3 person-months each to debug, and may cause costly
shipping delays; those that slip into production silicon require performance-impairing
or software-intensive workarounds, or risk expensive recalls and security breaches.
Either type may require a costly chip re-spin.
Consequently, even with a modest coverage, Phoenix substantially reduces costs.
Alternately, Phoenix can enable earlier release of a processor to market, which gives
a very significant edge to a company. Overall, therefore, given Phoenix’s simplicity,
it fully justifies its cost. Moreover, it will become more useful as chips become more
complex and as processors change generations faster.
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3.5 Evaluation of Phoenix
In this section, we address three key issues: Phoenix’s hardware overhead, Phoenix’s
execution overhead and, most importantly, Phoenix’s defect coverage for new proces-
sors.
3.5.1 Phoenix Hardware Overhead
To estimate Phoenix’s hardware overhead, we apply the rules of thumb of Table 3.5
to each of the 10 processors and size the resulting hardware. While this approach may
be a bit conservative because these rules were obtained from these same processors,
we will see that the hardware overhead is so small anyway, that this matters very
little. In the following, we examine the signal, area, wire, and buffering requirements.
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Figure 3.12: Classification of the signals tapped by Phoenix.
Signals Tapped
Figure 3.12 shows the number of tapped signals, grouped according to the modules in
Figure 3.2. There is a bar for each processor, which includes both its Specific signals
and the Generic ones for the subsystems it has. The leftmost bar shows all the Generic
signals, most of which are included in all processors. Overall, Phoenix taps 150-270
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signals, of which around 150 are Generic. The processors with the most taps are the
most complex ones, namely the Pentiums and the Athlon-64. Importantly, most of
the taps come from the core’s periphery.
# of # of SSU Hub
Proc. Neigh. Subsys. Avg Avg Avg, (Max) Avg Avg Avg, (Max)
In Out Pass Trans In Out Pass Trans
K6 3 15 10.2 5.1 84.4, (288.0) 22.9 27.2 680.1, (1165.9)
P3 3 16 15.6 7.8 197.6, (968.0) 37.4 44.3 1717.1, (2654.2)
Athlon 5 16 11.6 5.8 104.7, (364.5) 24.2 27.3 737.5, (1182.9)
P4 4 16 16.5 8.2 219.8, (968.0) 36.3 41.8 1902.3, (4647.5)
Itan1 4 17 10.5 5.3 92.2, (312.5) 24.6 28.3 748.5, (1230.7)
IBM-G3 4 16 11.6 5.8 115.2, (450.0) 25.6 29.4 855.0, (1640.0)
Itan2 4 17 11.4 5.7 106.3, (392.0) 26.7 30.7 902.4, (1609.5)
Mot-G4 6 17 12.2 6.1 121.4, (450.0) 25.9 28.7 814.4, (1429.7)
P-M 3 16 15.2 7.6 183.8, (684.5) 36.4 43.2 1655.2, (2658.1)
Athl64 5 17 12.9 6.4 127.6, (420.5) 28.5 32.1 1241.7, (4349.8)
A.Mean 4.1 16.3 12.8 6.4 135.3, (529.8) 28.8 33.3 1125.4, (2256.8)
Table 3.7: Characterization of the logic structures in Phoenix.
Proc. BDU Total Area
Proc. Avg Avg Avg, (Max) (% Chip)
In Out Pass Trans
K6 5.9 3.4 32.8, (112.0) 0.11
P3 9.1 5.2 76.8, (376.4) 0.06
Athlon 6.8 3.9 40.7, (141.7) 0.03
P4 9.6 5.5 85.5, (376.4) 0.06
Itan1 6.1 3.5 35.9, (121.5) 0.01
IBM-G3 6.8 3.9 44.8, (175.0) 0.10
Itan2 6.7 3.8 41.3, (152.4) 0.01
Mot-G4 7.1 4.1 47.2, (175.0) 0.05
P-M 8.9 5.1 71.5, (266.2) 0.06
Athl64 7.5 4.3 49.6, (163.5) 0.03
A.Mean 7.4 4.3 52.6, (206.0) 0.05
Table 3.8: Characterization of the logic structures in Phoenix.
Area Required
Table 3.7 and Table 3.8 characterize the sizes of SSUs, hubs, and BDUs. Columns 2
and 3 list the number of neighborhoods and subsystems per chip. The values are 3-6
66
and 15-17, respectively. The subsequent columns show the average number of inputs,
outputs, and pass transistors for the SSUs, hubs and BDUs. In parenthesis, we show
the size of the largest such structures in the chip in number of pass transistors. We
can see that these structures are small. Averaged across all processors, an SSU has
12.8 inputs and 6.4 outputs, a hub has 28.8 inputs and 33.3 outputs, and a BDU has
7.4 inputs and 4.3 outputs. The table also shows that even the largest hubs only have
a few thousand pass transistors.
To estimate the area and delay of these structures, we use data from Khatri et
al. [54]. Their PLA area estimates include the related overhead. The last column of
Table 3.8 combines the area of all these structures for each processor, and shows the
result as a fraction of the chip area. Overall, the area required is a negligible 0.05%.
For the delay, we use Khatri et al.’s worst-case model and scale it for the appropriate
technology using [14]. We find that the delays inside our structures are typically a
fraction of a processor’s cycle, and rarely go up to 2 cycles for the larger structures.
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Figure 3.13: Distribution of the number of minterms per
defect-flagging function.
To size the logic to include in the BDUs, we examine all the defect-flagging logic
functions. We generate them using sum-of-products logic. Figures 3.13 and 3.14
show the distribution of the number of minterms per defect-flagging function, and
67
K6 P3 Athlon P4 Itan1 IBM−G3 Itan2 Mot−G4 P−M Athl64 MeanN
um
be
r o
f M
in
te
rm
s(%
)
0
10
20
30
40
50
60
70
80
90
100
1 2 3 4 >4
Figure 3.14: Distribution of the number of inputs per
minterm.
the number of inputs per minterm, respectively. We can see that over 90% of the
functions only need a single minterm of 1-3 inputs. Considering that a BDU has on
average 4.3 outputs (Table 3.8), we conclude that the amount of programmable logic
in a BDU is very modest.
Number of Wires Increase Highest Highest
Proc. Total Total in # of Producer Consumer
Between Inside Wires Subsystem Subsystem
Neigh Neigh (%) (# Signals) (# Signals)
K6 28 85 0.80 L1 (2) vmem (4)
P3 46 139 0.62 vmem (15) vmem (22)
Athlon 66 103 0.48 vmem (3) system (5)
P4 76 147 0.86 status (11) L2 (14)
Itan1 48 98 0.15 L2 (5) L2 (6)
IBM-G3 52 102 0.54 L2 (6) system (7)
Itan2 54 106 0.18 interr (6) interr (9)
Mot-G4 90 113 0.49 vmem (8) mp&bus (7)
P-M 46 136 0.41 status (5) interr (10)
Athl64 78 121 0.29 system (6) memcontr (10)
A.Mean 58.4 115.0 0.48 – –
Table 3.9: Characterization of the wiring required by Phoenix.
Wires Needed
Table 3.9 shows the number of wires added by Phoenix. Column 2 shows those added
between neighborhoods, while Column 3 shows those added inside neighborhoods.
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The former are global wires; the latter can be considered intermediate-level [37]. On
average, Phoenix adds 58 global wires and 115 wires within neighborhoods.
To assess the wiring impact of Phoenix, we use Rent’s rule [98], which relates
the number of wires connected to a structure with the number of transistors in the
structure. The rule is T = k×Np, where T is the number of wires, N is the number of
transistors, and k and p are constants. For each unmodified processor, we use Rent’s
rule to estimate the number of wires connected to each subsystem. We use the values
of k and p given in Table II of [98]. Then, we compute the increase in the number of
wires due to Phoenix (Column 4 of Table 3.9). The average increase is a very modest
0.48%.
To gain further insight, Columns 5 and 6 show the subsystem that produces the
most signals for other subsystems and the one that consumes the most signals from
other subsystems, respectively. Such subsystems are typically in the core’s periphery,
especially in the memory hierarchy. They tend to be the virtual memory, L2 cache,
system control (i.e., power, temperature, or voltage control), interrupt handler, and
processor status manager subsystems.
Compensation Buffers
To capture a snapshot of signals at a given clock cycle, Phoenix adds programmable
1-bit buffers to all BDU inputs. Given all the signals that contribute to a given
BDU output, the one (ifar) that is routed from the farthest SSU should have all its
delay buffers disabled; any other input should have as many buffers enabled as the
difference in arrival times in cycles between ifar and its signal.
Using the floor-plan of each chip, we compute the worst-case latency of a Phoenix
signal from when it is tapped by an SSU until it arrives at a BDU. For this com-
putation, we use [54] to estimate the latency of crossing SSUs and hubs, and the
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ITRS [37] to estimate wire delays. Column 2 of Table 3.10 shows that this number
ranges from 1 to 6 cycles2. This is the number of 1-bit buffers we add to every BDU
input. Column 3 shows the resulting total number of 1-bit buffers added to the chip.
This number represents very little storage.
Max Signal Total 1-bit
Proc. Latency Buffers
in Cycles per Chip
K6 1 89
P3 2 290
Athlon 2 216
P4 6 924
Itan1 2 208
IBM-G3 1 108
Itan2 4 452
Mot-G4 2 240
P-M 5 705
Athl64 4 508
Table 3.10: Characterization of the buffers added by Phoenix.
3.5.2 Phoenix Execution Overhead
Phoenix has negligible execution overhead. To see why, consider first issues unrelated
to exercising defects. Phoenix increases wire load by tapping signals. However, if
designers see a benefit to Phoenix, they will make slight modifications to the circuits
to ensure such load increase has no performance impact. Moreover, while large pro-
grammable logic is slow, we have seen that Phoenix uses very small and, therefore,
fast structures (Section 3.5.1).
Even if defects are exercised, the overall overhead is negligible. The typical cost of
correcting a Pre defect is to flush the pipeline, disable a signal, and set a timer. Even
if we have one error every million cycles, the overhead is noise. In practice, defect
activation is rarer — otherwise designers would have detected and fixed the defects.
2Our distinction between Pre and Post defects took into account these cycles.
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3.5.3 Phoenix Defect Coverage for New Processors
We now consider the case where designers are building a new processor and want to
use our algorithm of Table 3.6 to size Phoenix. A key question is what defect coverage
should they expect? To answer this question, we consider a “test-set” group of five
additional processors from domains different than the ten in the train set (Table 3.11).
They include embedded, network, and multicore processors. To these processors, we
apply the algorithm of Table 3.6.
Processor Characteristic Freq
(MHz)
Ultra Sparc II Advanced embedded processor 450
Intel IXP 1200 Network processor 232
Intel PXA 270 Advanced embedded processor 520
IBM PPC 970 Core for the IBM Power 4 2500
Pentium D Chip multiprocessor 3400
Table 3.11: New processors analyzed.
After the Phoenix hardware is completely laid out for these five processors, we
examine their errata documents for the first time, and try to program all their Con-
current defects into their Phoenix hardware. We are interested in the Detection
Coverage and the Recovery Coverage. The former is the fraction of Critical defects in
the processor that are Concurrent and that we can program into the Phoenix hard-
ware; the latter is the fraction of Critical defects that are Concurrent Pre, Local Post,
or Pipeline Post and that we can program into Phoenix. The higher these coverages
are, the more useful Phoenix is.
Figure 3.15 shows the results obtained. Each processor has three bars, from
left to right: the number of Critical defects (both Concurrent and Complex) in the
errata document (Original), the Concurrent defects that we program into the Phoenix
hardware (Detected), and the Concurrent Pre, Local Post, or Pipeline Post defects that
we program (Recovered). For each processor, the ratio between the second and first
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Figure 3.15: Using Phoenix in five additional processors from different domains.
bars is the Detection Coverage, while the ratio between the third and first bars is the
Recovery Coverage. In addition, the second and third bars have a number on top of
them, which is the height of the bar as a percentage of the height of the same bar
with unlimited Phoenix resources — both in terms of signals tapped and size of logic
structures.
The high numbers on top of the bars show that our algorithm of Table 3.6 appro-
priately sizes the Phoenix hardware on entirely new processors. Only an average of
4-5% of the relevant defects cannot be programmed due to lack of hardware resources.
If we consider the Mean bars and take the ratio between the second and first, and
between the third and first, we obtain an average Detection Coverage equal to 65%,
and an average Recovery Coverage equal to 39%, respectively. These numbers are
remarkably similar to those obtained for the 10-processor train set (69% and 43%,
respectively). They show that these different processors have an errata profile similar
to that of the train set — about two-thirds of the defects are Concurrent and about
two-thirds of them are Pre, Local Post, or Pipeline Post. Furthermore, they show the
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broad applicability and effectiveness of Phoenix for different types of processors.
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Figure 3.16: Impact of the train set size on the ability to program defects
from the five new processors in Phoenix.
Sufficient Size of the Train Set
Finally, we compute how many processors are needed in the train set to properly size
Phoenix for new processors. We proceed by taking the processors in Table 3.1 in
order and building the train set with the first processor only, then with the first two
only, then the first three only, etc. For each train set, we build the corresponding list
of Generic signals and rules of thumb as per Section 3.3.4 and, based on them, size
the Phoenix hardware for the five new processors of Table 3.11. Finally, we attempt
to program the defects of the new processors on their Phoenix hardware.
We record how the numbers on top of the two Mean bars of Figure 3.15 change
with the train-set size, and show it in Figure 3.16. The figure shows that, as the size
of the train set increases, such numbers increase, both for detection and recovery.
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Overall, we only need a seven-processor train set: the resulting Phoenix hardware is
able to program all the defects that a ten-processor train set would enable to program.
Importantly, the processors in the train set do not have to closely resemble the new
processor.
3.6 Related Work
Existing techniques for permanent defect detection/recovery. Itanium im-
plements many functions in firmware, such as TLB and FP unit control, and interrupt
and ECC handling [47]. While execution of such functions is slower, defects can be
corrected with patches. Phoenix is more general in that patches can be applied to
the whole chip. Moreover, Phoenix has negligible performance cost. Crusoe uses
code translation and, therefore, “fixes” design defects by changing the translation
software [55]. For the many processors without this support, this approach is not an
alternative.
A related approach to fix defects is patchable microcode and opcode traps. This
approach was popular in the past and is still used in processors such as IBM’s zSeries
(Millicode) [35] or Intel’s Pentium 4 [46]. As indicated in Section 3.4, this approach
is inappropriate for the design defects considered: a defect is not very correlated with
the execution of any given instruction opcode. Trapping or performing additional
checks at every instance of a given opcode would be unproductive.
Hardware workarounds proposed by vendors typically impair performance (e.g.,
chicken switches); Phoenix has negligible performance impact. Some processors have
advanced monitoring capabilities such as trigger-based trace arrays or trap-on-event
capabilities. For example, Pentium 4 can start tracing branches when an event hap-
pens, or trap when an address is accessed. These techniques are too limited to detect
the defects detected by Phoenix. Finally, pipeline flush and retry has been used to
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recover from design defects in the past (e.g., in IBM 3081).
Research proposals for permanent defect detection/recovery. DIVA adds a
checker processor to a pipeline to re-execute instructions as they retire [8]. If the
results differ, a fault has been detected. If the checker is assumed defect-free, it could
be used to check for permanent defects. However, DIVA is not as suitable as Phoenix
for design defects. First, DIVA focuses mostly on checking the pipeline, while most
defects are in the core’s periphery. Second, many defects cause incorrect side effects
(e.g., cache corruption); simply re-executing the instruction will not help. Finally,
instructions with I/O or multiprocessor side-effects cannot simply be re-executed.
Vermeulen et al. [93] describe a design automation compiler that takes a user’s
description of when a hardware breakpoint should happen, and generates an RTL
breakpoint module. The user specifies the breakpoint in terms of a condition of
signals. Such compiler could potentially be usable to generate RTL code for Phoenix
modules.
Concurrently to our work, Narayanasamy et al. [68] analyze the design errors
found in the AMD 64 and Pentium 4 processors. They discuss the applicability of
techniques to patch hardware in the field (instruction editing, replay, checkpointing,
and hypervisor support).
Analysis of design defects in processors. Avizienis and He [9] examine the
Pentium II errata to see if it could be used in high-confidence systems. They propose
a taxonomy of design defects. One main conclusion is that 50% of the defects are in
the part of the processor that is not devoted to deliver performance, but to handle
faults. We perform a much deeper analysis and examine ten more recent and complex
processors. While some of our observations agree with theirs, we classify many of the
defects in non-performance components as NonCritical.
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3.7 Summary
Ideally, we would like hardware bugs to be handled like system software ones, with
vendors releasing periodic patches. Costly workarounds and expensive chip recalls
would be avoided and, conceivably, production silicon could be released to market
earlier. Toward this vision, this chapter made three contributions.
First, we analyzed the design defects of AMD, Intel, IBM, and Motorola proces-
sors, to gain insight into how to detect and recover from them. Processors have on
average about 30 Critical defects, consistently concentrated in the core’s periphery
and cache hierarchy.
Second, we proposed Phoenix, novel on-chip field-programmable hardware that
detects and recovers from design defects. Phoenix taps key signals and, based on
downloaded defect signatures, combines them into conditions that flag defects. On
defect detection, Phoenix flushes the pipeline and either retries or invokes a cus-
tomized recovery handler. We also presented an algorithm to automatically size
Phoenix for new processors.
Third, we evaluated Phoenix. Phoenix induces negligible slowdown. Our design
taps about 200 signals and adds only 0.05% area and 0.48% wire overheads to the
chip. Of all the Critical defects, Phoenix currently detects the 69% that are trig-
gered by concurrent signals (Concurrent). Of these, Phoenix easily recovers from the
63% that are Pre or Local/Pipeline Post, and can simplify recovery for the rest. We
argue that this coverage fully justifies Phoenix, given the very high cost of proces-
sor defects — extensive pre-release debugging, costly shipping delays, chip re-spins,
performance-impairing or software-intensive workarounds, expensive chip recalls and
security breaches. Increasing the coverage further requires adding relatively expensive
programmable FSMs to Phoenix to detect Complex defects. Lastly, our algorithm
effectively sizes Phoenix for new processors of different types.
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Chapter 4
Model for Timing Errors due to
Process Variation
4.1 Introduction
As integration technology continues to scale relentlessly, the next major challenge
high-performance processor designers face is parameter variation — the deviation of
Process, Voltage, and Temperature (PVT) values from nominal specifications. PVT
variations obsolete traditional static timing analysis and corner design techniques, de-
manding new statistical methods. Unfortunately, statistical timing analysis is compu-
tationally expensive and remains overly conservative. It has been estimated that over
the coming years, parameter variations will wipe out the frequency gains of almost
one full process generation [14]. Therefore, it is necessary to design future circuits
and computer architectures that can mitigate and tolerate the deleterious effect of
variation.
The schemes to deal with process variations can be divided into two types: circuit
techniques and architecture techniques. Circuit techniques consist of schemes like
adaptive body bias (ABB) and adaptive supply voltage (ASV). They mitigate varia-
tion by adjusting the body bias voltage and the supply voltage for different regions
of the chip. In contrast, remapping slow rows to improve SRAM access time is an
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example of an architectural technique. Architectures may also tolerate timing errors
by employing checker processors and related mechanisms [28].
To evaluate any of these schemes requires an easily-applied model of timing errors,
which has not previously existed. To construct such a model, we build on experimental
delay measurements from a real processor pipeline [28] and analytical models of
SRAM delay under random process variation [66]. We then develop a comprehensive
delay variation model for both logic and SRAM structures.
Our major contributions in the model are as follows.
Logic We propose a model for the logic delay that includes the effect of wire delay,
and of parameter (PVT) variations. It requires as input a histogram of nominal path
delays, preferably obtained by a timing analysis tool. We outline a method to obtain
the same from empirical measurements conducted by [28].
Memory We extend the model proposed by [66], which considered random process
variation for Vt and used the Shockley model for transistor current. Our model
adds the effects of systematic variation in Vt, as well as both random and systematic
variation in Leff . Additionally, we use the alpha-power current model [75], which is
more representative of current and future technologies.
We subsequently validate our model using empirical data obtained by [52, 28] in
Section 4.4, finding that it matches the empirical data very well.
The structure of this chapter is as follows. We provide a background in Section 4.2,
present the model in Section 4.3, evaluate it in Section 4.4, discuss related work in
Section 4.5 and conclude in Section 4.6.
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4.2 Background
4.2.1 Model for Variation
The parameters that are most susceptible to variation are the threshold voltage Vt
and the effective channel length Leff . They directly impact the delay and leakage
power of a circuit. The parameter variation can be broken down into two major
components: die-to-die and within die. Secondly, within-die variation can be broken
up into random and systematic components. The former arises because of fluctuation
in dopant density and lithographic phenomena like line edge roughness. The latter
arises due to mask defects, lens aberrations, and sub-wavelength lithography. The
variation ∆ in any parameter, P (e.g. Vt or Leff ) can thus be represented as:
∆P = ∆PD2D +∆PWID = ∆PD2D +∆Prand +∆Psyst
Like [42] we assume that die to die variation can be removed using techniques like
body biasing [88] and do not discuss it further. We model the systematic component
as a multivariate normal distribution [82] with a correlation matrix that is isotropic,
position independent, and follows the spherical model [23]. The random component is
modeled as uncorrelated white gaussian noise [82]. In 45 nm technology, we assume
that σ/µ for Vt variation is 9% and, based on the ITRS report [2], that σ/µ for
Leff variation is roughly half of that value, or 4.5%. Moreover, we also assume
that σsystematic/µ and σrandom/µ are equal [41, 53, 57]. Finally, based on [18],
we assume that the systematic components of Vt and Leff variations are perfectly
correlated. In other words, for any given transistor, ∆Vt syst = f(∆Leff syst).
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4.2.2 Gate Delay
The delay of an inverter gate is given by the alpha-power model [75] as:
Tg ∝ LeffV
µ(T )(V − Vt(T ))α (4.1)
where α is typically 1.3 and µ is the mobility of carriers µ(T ) ∝ T−1.5. As Vt decreases,
V − Vt increases and the gate becomes faster. As T increases, V − Vt(T ) increases,
but µ(T ) decreases [51]. The second factor dominates and, with higher T , the gate
becomes slower. The Shockley model occurs as a special case of the alpha-power
model with α = 2.
4.2.3 Transistor Equations
The equations for transistor drain current, Id, using the traditional Shockley model
are as follows:
Id =

0 if Vgs ≤ Vt
β(Vgs − Vt − Vds2 )Vds if Vds < Vgs − Vt
β (Vgs−Vt)
2
2
if Vds ≥ (Vgs − Vt)
(4.2)
Here, β = µeffCoxW/L. µeff is the effective mobility that is a function of temperature
and Cox is the oxide capacitance.
These relationships have ceased to hold in deep sub-micron technologies, where
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the alpha power law supersedes them [75].
Id =

0 if Vgs ≤ Vt
W
Leff
Pc
Pv
(Vgs − Vt)α/2 if Vds < Vd0
W
Leff
∗ Pc(Vgs − Vt)α if Vds ≥ Vd0
(4.3)
In this equation Pc and Pv are constants. Vd0 is given by:
Vd0 = Pv(Vgs − Vt)α/2
4.2.4 Mathematical Preliminaries
Single variable Taylor expansion
The Taylor series of a function f(x) is as follows:
f(x) =
∞∑
n=0
f (n)(x0)
n!
(x− x0)n (4.4)
where f (n)(x0) is the n
th derivative of f at x0.
µ, σ of a function of Gaussian RVs
Consider a function y = f(x1, x2, . . . , xn). Let x1, . . . , xn be gaussian variables with
mean µ1, . . . , µn and standard deviation σ1, . . . , σn. Multivariate Taylor series expan-
sion [70] yields the mean and standard deviation of y as follows:
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µy = f(µ1, . . . , µn) +
1
2
n∑
i=1
∂2f(x1, . . . , xn)
∂(xi)2
∣∣∣∣∣
µi
σ2i
σ2y =
n∑
i=1
∂f(x1, . . . , xn)
∂(xi)
∣∣∣∣∣
µi
2 σ2i
(4.5)
Max of two independent Gaussian RVs
Let Z = max(X, Y ), where X and Y are independent gaussian variables with distri-
butions N (µ1, σ1) and N (µ2, σ2) respectively. Let, ν =
√
σ21 + σ
2
2, η = (µ1 − µ2)/ν,
ϕ(x) = (2pi)−
1
2 e−x
2/2, and Φ(x) =
∫ x
−∞ ϕ(t)dt. According to results in [21], Z can be
approximated as a normal distribution with parameters:
µz = µ1Φ(η) + µ2Φ(−η) + νϕ(η)
σ2z = (µ
2
1 + σ
2
1)Φ(η) + (µ
2
2 + σ
2
2)Φ(−η) + (µ1 + µ2)νϕ(η)− µ2z
(4.6)
We can apply this procedure recursively to find the maximum of more than two
gaussian variables.
4.3 Modeling Timing Errors
This section presents a novel model of timing errors in processor pipelines due to
parameter variation. In the following, we first model errors in logic and then in
SRAM memory. Please note than we are mostly concerned with setup time errors.
We are not concerned with hold time errors nor errors due to process variation in the
clock network. We can easily handle the former with our model for timing errors and
the latter is beyond the scope of this thesis.
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4.3.1 General Approach
A pipeline stage typically has a multitude of paths, each one with its own time slack —
possibly depending on the input data values. In our analysis, we make two simplifying
assumptions.
Assumption 1: If a path’s delay exceeds the clock period, it causes a timing error.
Conversely, if the delay is less than the period, no error occurs.
Assumption 2: A pipeline stage is tightly designed. This means that, in the absence
of process variation and at nominal temperature (e.g. 85 oC ), there is at least one
path whose delay for a certain input data value equals the clock period.
We express the delay of a path as a fraction tR of the clock period, which we
normalize to 1. Our model consists of generating the probability density function
(pdf) of the normalized path delays in the pipeline stage. For example, Figure 4.1(a)
shows one such pdf. As per our assumptions, the right tail abuts the X=1 abscissa
and there is no error.
As the pipeline stage paths suffer parameter variation, the pdf changes its shape:
it changes its mean and, typically, spreads out as in Figure 4.1(b). All the paths that
have become longer than 1 generate errors. Our model states that the probability of
error (PE) is equal to the area of the shaded region in the figure, which is equal to:
PE(tR) = 1− cdf(tR)
4.3.2 Timing Errors in Logic
We start by considering a pipeline stage of only logic. We represent the logic path
delay in the absence of variation as a random variable Dlogic, which is distributed in
a way similar to Figure 4.1(a). Such delay is composed of both wire and gate delay.
For simplicity, we assume that wire accounts for a fixed fraction of the logic path
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Figure 4.1: Example probability distributions.
84
delay (dwire). This assumption has been made elsewhere [42]. Consequently, we can
write:
Dlogic = Dwire +Dgates = (dwire + (1− dwire))×Dlogic (4.7)
We now consider the effects of variation. Since variation typically has a very
small effect on wires, we only consider the variation of Dgates. Dgates variation has
a random and a systematic component. For each path, we divide the systematic
variation component (∆Dgates sys) into two terms: (i) the average value of it for all
the paths in the stage (∆Dgates sys), which we call intra-stage systematic mean, and
(ii) the rest (∆Dgates sys−∆Dgates sys), which we call intra-stage systematic variation.
Given the high degree of spatial correlation in PT variation and the small size of
a pipeline stage, the intra-stage systematic variation is small. The reason is that the
correlation range φ of Vt (i.e., the distance at which the correlation between the Vt of
two transistors becomes zero) is typically 0.5 times the chip length [29]. On the other
hand, the length of a pipeline stage is < 0.1 of a multicore chip length — often much
less. Given that the stage dimensions are significantly smaller than φ, the transistors
in a pipeline stage have highly-correlated Vt. Using Monte Carlo simulations with the
parameters of Section 4.2.1, we find that the intra-stage systematic variation of Dgates
has a σintrasys ≈ 0.004×µ, while the variation of ∆Dgates sys across the pipeline stages
of the processor has a σintersys ≈ 0.05×µ. Similarly, T varies much more across than
within stages.
The random component of Dgates’s variation is estimated from the fact that
we model a path as n FO4 gates connected with short wires. Each gate’s ran-
dom component is independent. Consequently, for the whole path, Dgates’s σrand
is
√
n × σrand DF04 , where DFO4 is the delay of one FO4 gate. If we take n = 12 as
representative of high-end processors, the overall variation is small. It can be shown
that Dgates’s σrand ≈ 0.01× µ. Finally, T has no random component.
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We can now generate the distribution of Dlogic with variation (which we call
Dvarlogic and show in Figure 4.1(b)) as follows. We model the contribution of ∆Dgates sys
in the stage as a factor η that multiplies Dgates. This factor is the average increase
in gate delay across all the paths in the stage due to systematic variation. For no
variation, η = 1.
We model the contribution of the intra-stage systematic and random variations as
Dextra, a small delay perturbation. Dextra has a zero mean and is assumed normally
distributed. Since it combines Dgates’s intra-stage systematic and random effects,
σextra =
√
σ2intrasys + σ
2
rand. For our parameters, σextra ≈ 0.011 × µ. Like η, Dextra
should multiply Dgates. However, to simplify the computation and because Dlogic is
clustered at values close to one, we make it an additive term instead. Overall, we
have:
Dvarlogic = (dwire + η × (1− dwire))×Dlogic + (1− dwire)×Dextra (4.8)
Once we have the Dvarlogic distribution shown in Figure 4.1(b), we numerically inte-
grate it to obtain cdfDvarlogic . Then, the estimated error rate PE of the stage cycling
with a relative clock period tR is:
PE(tR) = 1− cdfDvarlogic(tR) (4.9)
Computing the Value of the Variables
We now describe how to compute the four variables in Equation 4.8 (dwire, η, Dextra,
and Dlogic). We start out by generating a spatial map of process variation using our
model in Section 4.2.1. We superimpose a processor floor plan on it and find the
variation map for every architectural block and pipeline stage. Now, we compute
η and Dextra from the pipeline stage’s T and systematic-process variation map, and
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from the analytical function of random-process variation. Specifically, from the T
and systematic-process variation map, we compute the average slowdown factor η
suffered by the paths in the stage due to variation. Moreover, by subtracting the stage
mean from the individual values, the T and systematic-process variation map can
also produce the intra-stage systematic variation. We combine this distribution with
the analytical function of random-process variation to obtain the Dextra distribution.
Dextra is assumed normal.
Ideally, we would obtain dwire andDlogic using timing analysis of the stage. Lacking
the ability to do so, we proceed as follows. For dwire, we assume that the LF adder
in [39] is representative of processor logic stages, and set dwire = 0.35 [42].
For Dlogic, we estimate its pdfDlogic using experimental data from Ernst et al. [28].
They measure the error rate PE of a multiplier unit as they reduce its supply voltage.
By reducing V , they lengthen path delays. Those paths with delays longer than the
cycle time cause an error. Our aim is to find the pdfDlogic curve from their plot of
PE(V ), which is shown in Figure 4.2(a).
E
)
Lo
g(P
t base1.54 Vdd 1.34
(a)
pd
f(d
)
(b)
Figure 4.2: Error curve from [28] (a) and resulting pdfDlogic (b).
Focusing on Equation 4.8, their experiment corresponds to an environment with
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no parameter variation (Dextra = 0). Moreover, for each V , they create a new average
gate slowdown η(V ) and, therefore, a new Dvarlogic(V ) distribution. We compute each
η(V ) using the alpha-power model (Equation 4.3) as the ratio of gate delay at V and
gate delay at the minimum voltage in [28] for which no errors were detected.
At a voltage V , the probability of error is equal to the probability of exercising a
path with a delay longer than 1 clock cycle. Hence, PE(V ) = P (Dvarlogic(V ) > 1). If
we use Equation 4.8 and define g(V ) = 1/(dwire + η(V )× (1− dwire)), we have:
PE(V ) = P (Dvarlogic(V ) > 1) = P (Dlogic/g(V ) > 1)
= P (Dlogic > g(V )) = 1− cdfDlogic(g(V ))
(4.10)
Letting y = g(V ), we have cdfDlogic(y) = 1 − PE(V ). Therefore, we can gener-
ate cdfDlogic numerically by taking successive values Vi, measuring PE(Vi) from Fig-
ure 4.2(a), computing yi = g(Vi), and plotting (yi,1-PE(Vi)) — which is (yi,cdfDlogic(yi)).
After that, we numerically differentiate the resulting curve to find the sought function
pdfDlogic , shown in Figure 4.2(b). Finally, we approximate the pdfDlogic curve with a
normal distribution, which we find has µ = 0.849 and σ = 0.019.
Strictly speaking, this pdfDlogic curve only applies to the circuit and conditions
measured in [28]. To generate pdfDlogic for a different stage with a different technology
and workload characteristics, one would need to use timing analysis tools on that
particular stage. In practice, Section 4.4 shows empirical evidence that this method
produces pdfDlogic curves that are usable under a range of conditions, not just those
under which they were measured.
Finally, since Dlogic and Dextra are normally distributed, Dvarlogic in Equation 4.8
is also normally distributed.
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Figure 4.3: Diagram of a memory cell
4.3.3 Timing Errors in SRAM Memory
To model variation-induced timing errors in SRAM memory, we build on the work
of Mukhopadhyay et al. [66]. They consider random Vt variation only. They describe
four failures in the SRAM cell of Figure 4.3: Read failure, where the contents of
a cell are destroyed after the cell is read; Write failure, where a write is unable to
flip the cell; Hold failure, where a cell loses its state; and Access failure, where the
time needed to access the cell is too long, leading to failure. The authors provide
analytical equations for these failures, which show that, for the standard deviations
of Vt considered here, Access failures dominate and the rest are negligible.
Since they dominate, we focus on modeling Access errors only. More specifically,
we, consider reads only, since writes use stronger bitline drive transistors, and, there-
fore, are faster. According to the analysis in [66], we find that the cell access time
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under variation on a read is:
Tvaracc ∝ 1
IdsatAXR
= h(VtAXR, VtNR, LAXR, LNR) (4.11)
where VtAXR and LAXR are the Vt and Leff of the AXR access transistor in Figure 4.3,
and VtNR and LNR the same parameters for the NR pull-down transistor in Figure 4.3.
We now discuss the form of this function h. We first briefly discuss the model of [66].
We then introduce our extension that uses the alpha power law model.
IdsatAXR Using the Shockley Model
The model in [66] uses the traditional long channel transistor equations (known as
the Shockley model). We consider the case of Figure 4.3 when we are doing a read
operation and the bitline BR is being driven low. Transistor AXR is in saturation
and transistor NR is in the linear range. By equating the currents using Kirchoff’s
current law we have:
IdsatAXR = 0.5
K1
LAXR
(VDD − VR − VtAXR)2
=
K2
LNR
(VDD − VtNR − 0.5VR)VR
(4.12)
In the Shockley model (Equation 4.2) we have replaced β with K/Leff , where K is a
constant and Leff is the effective length of the respective transistor. Equation 4.12 is
a quadratic equation in VR. We can thus find Idsat and subsequently the function h.
IdsatAXR Using the Alpha Power Law
We now use the more accurate alpha power law [75] to find IdsatAXR. By equating
currents as in Equation 4.12, we have:
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IdsatAXR =
K1
LAXR
(VDD − VR − VtAXR)α
=
K2
LNR
(VDD − VtNR)α/2VR
(4.13)
Similar to Equation 4.12 we replace some terms containing Leff by K/Leff in Equa-
tion 4.3. We have to solve for VR. Hence, we do the following transformation on the
LHS.
(VDD − VR − VtAXR)α = (VDD − VtAXR)α×(
1− VR
VDD − VtAXR
)α (4.14)
Let z = VR
VDD−VtAXR . Now, we can expand (1− z)α using the Taylor series (Equa-
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tion 4.4). By solving Equation 4.13 numerically using typical values for VDD and
VtAXR we observe that z is around 0.25. We need to find the number of terms in the
Taylor expansion. Figure 4.4 plots the error versus the degree of the expression. De-
pending upon the accuracy desired, we can choose the appropriate number of terms.
We observe that for most practical purposes a degree of 2 is sufficient, hence making
Equation 4.13 a quadratic equation in VR.
(1− z)α = 1− αz + α(α− 1)z
2
2
Now, we can easily solve for VR and find an analytic expression for IdsatAXR.
Error Rate Under Process Variation
We now have an analytic expression for the access time Tvaracc using Equation 4.11. It
is a function of four variables: VtAXR, VtNR, LAXR, and LNR. A six transistor memory
cell is very small compared to the correlation range φ of Vt (Section 4.3.2). Therefore,
we assume that the systematic component is the same for all the transistors and even
for the whole memory line. This is the mean. The standard deviation is modeled
by the random component, which is additive white noise. Now, using multivariate
Taylor expansion (Equation 4.5), the mean µTvaracc and variance σTvaracc of Tvaracc
can be put as a function of the µ and σ of each of these four variables.
In reality, an SRAM array access does not read only one cell, but a line — e.g.,
8-1024 cells. Consequently, we need to compute the distribution of the maximum
access time of all the cells in a line. There is no exact analytical solution for the
distribution of the maximum of n normally distributed variables, but we can use a
normal approximation as shown in Equation 4.6. The resulting distribution has mean
µvararray and standard deviation σvararray.
Finally, the access to the memory array itself takes only a fraction k of the whole
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pipeline cycle — the rest is taken by logic structures such as sense amplifiers and
comparators. We assume that the delay of this logic can be modeled in the same
way as in Section 4.3.2. Consequently, the total path delay Dvarmem is the sum
of the normal distributions of the delays in the cell access and in the logic. It is
distributed normally with µvarmem = k× µvararray + (1− k)× µvarlogic and σvarmem =√
k2 × σ2vararray + (1− k)2 × σ2varlogic. Then, the estimated error rate of the pipeline
stage cycling with a relative clock period tR is:
PE(tR) = 1− cdfDvarmem(tR) (4.15)
Comparison of the Two Models
In Figure 4.5, we plot the mean access time (µTvaracc) for the Shockley model shown
with a dotted line and for the alpha power law with a solid line. We observe that
the mean access time differs significantly for the two values of α. Using the method
outlined in Section 4.3.3, we computed the variance in access time for the Shockley
model to be around 3.5% of the mean, and the variance using the alpha power law
to be around 2% of the mean. We thus observe that by decreasing α, the delay and
variance have decreased.
4.4 Evaluation
To partially validate the model, we use it to explain some error rate data obtained
empirically elsewhere. We validate both the logic and memory model components.
For the former, we use the curves obtained by Das et al. [26], who reduce the supply
voltage V of the logic units in an Alpha-like pipeline and measure the error rate.
They report curves for three different T : 45 oC, 65 oC, and 95 oC. Their curves are
shown in solid pattern in Figure 4.6.
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Figure 4.5: Mean access times (µTvaracc) for α equal to 1.3 and 2.0.
To validate our model, we use the 65 oC curve to predict the other two curves.
Specifically, we take the 65 oC curve and follow the procedure described in Sec-
tion 4.3.2 to find the distribution for Dlogic. Recall that we generate the curve nu-
merically and then fit a normal distribution. We then use Dlogic to predict, say, the
95 oC curve as follows. We generate a large number of Vi values. For each Vi, we com-
pute η(Vi) at 95
oC as discussed in Section 4.3.2. Knowing the Dlogic distribution, we
use Equation 4.8 for each η(Vi) to compute the Dvarlogic(Vi) distribution. Note that
Dextra = 0. Then, we can find P (Dvarlogic(Vi) > 1) = 1 − cdfDvarlogic(Vi)(1) = PE(Vi).
Finally, we plot the resulting pairs (Vi, PE(Vi)). The resulting curves for 45
oC and
95 oC are shown in dashed lines in Figure 4.6. We also show the recomputed curve
for 65 oC — it does not fully match the original one because we use a normal approx-
imation for Dlogic. We see that the 45
oC and 95 oC curves track the experimental
data very closely. We try to quantify this by proposing a fit metric as follows. It
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Figure 4.6: Validating the logic model.
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Figure 4.7: Validating the memory model.
is the absolute mean error in voltage(x axis) for the same error (y axis). We will
show in Chapter 5 that for a given error threshold we want to estimate the voltage.
This justifies this metric. The mean error in voltage is 0.01V, 0.03V, and 0.01V for
the three curves respectively. The small inaccuracy comes largely from the normal
approximation of Dlogic, which is assumed for simplicity.
To validate the memory model, we use data from Karl et al. [52]. They examine
a 64KB SRAM with 32-bit lines and multiple, different-latency banks, measuring the
error rate as they reduce the supply voltage V . The resulting curve is shown in solid
pattern in Figure 4.7. The different-latency banks explain the steps in the curve.
To re-generate the curve, we use the method of Section 4.3.3. The method relies
on the long-channel transistor equations, Kirchhoff’s current law, multivariate Taylor
expansion, assumption of normal distribution for Tvaracc, and the approximation for
the maximum of n distributions. The resulting curve, shown in dashes in Figure 4.7
is very close to the original one. Here the mean error as define before is 0.006V.
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4.5 Related Work
Error modeling
Mukhopadhyay et al. [66] propose models for timing errors in SRAM memory due to
random Vt variation. They consider several failure modes. We extend their model
of Access time errors by (i) including systematic variation effects, (ii) considering
variation in Leff , (iii) modeling the maximum access time of a line of SRAM rather
than a single cell, and (iv) by porting it to the alpha power model that uses an α
equal to 1.3.
Memik et al. [61, 63] model errors in SRAMmemory due to cross-talk noise as they
overclock circuits. They use high degrees of overclocking — they double the nominal
frequency and more. In the < 30% overclocking regime that we consider, such cross-
talk errors are negligible. Beyond 45nm, however, the situation may change.
Empirical measurement of errors
Ernst et. al. [28] and Karl et. al. [52] measure the error rate of a multiplier and an
SRAM circuit respectively by reducing the voltage beyond safe limits to save power.
They plot the curves for error rate versus voltage. In Section 4.4 we outlined a
procedure to extract the distribution of path delays from these curves, and validated
parts of our model by comparing it against their curves.
4.6 Summary
In this chapter, we presented a comprehensive error model for both logic and memory
in chips with process variation. For the former, we provide formulas that incorporate
results from timing analysis tools, and for the latter we extend models from [66]. We
validate our results with empirical data obtained in [26, 52] and find close agreement.
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Chapter 5
VATS – Variation Aware Timing
Speculation
5.1 Introduction
As integration technology continues to scale relentlessly, the next major challenge
faced by high-performance processor designers is parameter variation [82] — the de-
viation of Process, Voltage, and Temperature (PVT) values from nominal specifica-
tions. Designing processors under variation is harder because they have to work under
a wide range of conditions.
One of the most harmful effects of variation is that some sections of the chip
are slower than others — either because their transistors are intrinsically slower or
because temperature or supply voltage conditions render them so. As a result, logic
paths in these sections may take too long to propagate signals and induce timing
errors. On current trends, designers in upcoming technology generations may have to
create overly conservative designs to avoid risking these errors. It has been suggested
that parameter variation may wipe out most of the potential gains provided by one
technology generation [14].
An alternative scenario, is in a high-variability environment, where cost-effective
processors will be designed to tolerate errors due to parameter variation. Since design-
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ing processors for worst-case parameter values would deliver too low a performance,
processors will be designed for closer to nominal-case parameters — and provide some
transistor budget to tolerate the resulting variation-induced errors. The outcome will
be a higher-performing processor and/or a cheaper manufacturing process — in short,
a more cost-effective design.
In Chapter 4 we showed how parameter variation induces timing errors in high-
performance processors. Second, while we can reuse existing fault-tolerant architec-
tures to handle these errors, it is also key to understand how the rate of these errors
can be traded-off for other quantities, such as processor power or frequency. Finally,
we need to identify area-efficient microarchitecture techniques that minimize such
errors, possibly also affecting the power and frequency of the processor.
This chapter addresses each of these challenges and makes three main contribu-
tions:
1. It introduces a novel framework called VATS – Variation Aware Timing Specu-
lation, which shows how microarchitecture techniques can mitigate variation-induced
errors, and how error rate can be traded off for power and processor frequency. We give
several microarchitecture techniques as examples, such as functional unit replication
without gate sizing, SRAM resizing, fine-grain adaptive body biasing and adaptive
supply voltage, and dynamic adaptation.
2. It outlines a high-dimensional dynamic-adaptation technique that maximizes
processor performance when there is slack in variation-induced error rate and power,
subject to temperature constraints. We present an implementation of this technique
based on a machine-learning algorithm.
3. It evaluates the performance and power impact of several microarchitecture
techniques that tolerate and mitigate variation-induced errors.
Our results show that the approach explored is very promising. A processor
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designed for worst-case parameter values can only cycle at 78% of its potential, no-
variation frequency. With the best combination of our error tolerance and mitigation
techniques, and trading-off power and error-rate for higher frequency, we increase the
frequency by 61% on average, effectively cycling the processor 26% faster than its no-
variation frequency. Processor performance increases by 44% on average, resulting in
a performance that is 18% higher than without variation — always within error-rate,
power, and temperature constraints. This is accomplished with microarchitecture
techniques that only take an additional 12.5% processor area.
This chapter is organized as follows. Section 5.2 gives a background; Section 5.2.1
presents our framework to model, tolerate and mitigate variation-induced errors; Sec-
tion 5.3 discusses example microarchitecture techniques; Section 5.4 describes dy-
namic adaptation and its implementation; Sections 5.5–5.6 present the evaluation;
and Section 5.7 discusses related work.
5.2 Background
5.2.1 Fine-Grain ABB and ASV Application
Two techniques that modify the properties of gates are Adaptive Body Biasing (ABB)
and Adaptive Supply Voltage (ASV). ABB [69, 88, 89] applies a body-bias voltage
Vbb between the substrate and the source (or drain) of transistors to either decrease
Vt (Forward BB or FBB), or increase Vt (Reverse BB or RBB). The relationship is
given by Equation 5.1. Now, as per Equations 5.2 and 5.3, decreasing Vt reduces Tg
but increases Psta; increasing Vt causes the opposite behavior. ABB requires some
extra fabrication steps.
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Vt = Vt0 − 0.15Vbb − 0.06Vdd (5.1)
Tg ∝ VddLeffµ(T )(Vdd−Vt)α (5.2)
Psta ∝ VddT 2e−qVt/kT (5.3)
Pdyn ∝ CV 2ddf (5.4)
ASV changes the Vdd applied to gates [20]. As per Equations 5.2, 5.3 and 5.4,
increasing Vdd reduces Tg but increases Psta and, especially, Pdyn; decreasing Vdd
causes the opposite behavior. ASV is simpler to implement than ABB. However,
a high Vdd increases electromigration, while a low one results in SRAM instability. A
chip can have multiple ABB and ASV domains [20]. The average area overhead of
ABB is ≈ 2% [69, 88] while that of ASV is negligible [20].
5.2.2 Tolerating Errors
In this section we use the detailed timing error models developed in Section 4.3. We
assume the processor to be a series failure system, where the cumulative failure rate
is a sum of the individual failure rates. This can be justified as follows.
Let a processor have n sub-systems. Let the random variable Di denote the
timing delay distribution for the sub-system i. Let us define the random variable
D = max(D1, . . . , Dn). For a given clock period Tcp, the error rate, PE, is equal to
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P (D > Tcp). Let PEi be the error rate for unit i. Now,
PE = P (D > Tcp) = P ((D1 > Tcp) ∪ (D2 > Tcp) . . . ∪ P (Dn > Tcp))
= 1− P ((D1 ≤ Tcp) ∩ (D2 ≤ Tcp) . . . ∩ P (Dn ≤ Tcp))
= 1−
∏
i
P (Di ≤ Tcp) (assumed to be independent)
= 1−
∏
i
(1− P (Di > Tcp))
= 1−
∏
i
(1− PEi)
= 1− (1−
∑
i
PEi +
∑
i,j
PEiPEj − . . .)
=
∑
i
PEi − (
∑
i,j
PEiPEj − . . .)
≈
∑
i
PEi (∵ ∀i, PEi < 10−4)
We will show in Section 5.6 that the maximum subsystem error rate is less than our
error threshold, which is 10−4. Hence, the total error rate is approximately equal to
the sum of the per subsystem error rates.
Given, timing errors we augment the processor architecture with support for error
detection and correction. With such support it is possible to clock the processor at f
> fvar while still ensuring correct execution. For instance, we can use a checker unit
like Diva [96] to verify results from the main pipeline at instruction retirement. To
ensure that the checker is error-free, it can be clocked at a safe, lower frequency than
the main core, while the speed of its transistors can be enhanced with ABB and ASV
(Section 5.2.1) — according to [96], it is feasible to design a wide-issue checker thanks
to its architectural simplicity. Alternately, we can use any of the other architectures
for Timing Speculation (TS). They include schemes such as Razor [28], X-Pipe [92],
and [58, 77], which perform error checking at pipeline stage or functional unit level.
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With any of these architectures, the performance in instructions per second of the
processor cycling at f is:
Perf(f) =
f
CPI
=
f
CPIcomp + CPImem + CPIrec
=
f
CPIcomp +mr ×mp(f) + PE(f)× rp
(5.5)
Where, for the average instruction, CPIcomp are the computation cycles (including
L1 misses that hit in the on-chip L2); CPImem are stall cycles due to L2 misses;
and CPIrec are cycles lost to recovery from timing errors. In addition, mr is the L2
miss rate in misses per instruction, mp is the L2 miss penalty non-overlapped with
computation in cycles, PE is the error rate per instruction, and rp is the error recovery
penalty in cycles.
To a first approximation, CPIcomp, mr, and rp remain constant as we change
f. If we use a Diva-like scheme, rp is equal to the branch misprediction penalty,
since recovery involves taking the result from the instruction executed in the checker,
flushing the pipeline, and restarting it from the instruction that follows the faulty
one. On the other hand, both mp and PE increase with f.
For small f, PE is small, which makes PE × rp small. Consequently, as f increases,
Perf goes up because the numerator grows while the denominator increases only
slowly — driven by the second and third terms. Eventually, as f keeps increasing, PE
increases exponentially. At this point, PE × rp swells, and Perf levels off and quickly
dips down. The result is shown in Figure 5.1(a). We call fopt the f at the peak Perf.
With this approach, we reach frequencies higher than fvar by tolerating errors.
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5.2.3 Mitigating Errors
We can reduce the number of variation-induced errors with certain microarchitectural
techniques. We group such techniques into four different classes, depending on how
they affect our PE vs f curve. In this section, we describe the four classes — shown
in Figures 5.1(b)-(e) — while in Section 5.3, we present one example of each class.
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Figure 5.1: Tolerating (a) and mitigating (b)-(e) variation-induced errors.
Tilt: This class of techniques speeds-up many (but not all) of the slowest paths in
a pipeline stage. Since a few of the slowest paths remain, the point where the curve
meets the f axis (fvar) remains unchanged. However, the slope of the PE vs f curve
decreases (Figure 5.1(b)). As a result, for a given f, PE is lower.
Shift: This class speeds-up all the paths in a stage largely equally. As a result, the
curve is shifted to the right (Figure 5.1(c)), therefore reducing PE for a given f .
Reshape: There is typically an energy cost in tilting or shifting the curve as just
described. Consequently, another class of techniques speeds up the paths in slow
pipeline stages (thus consuming energy) and then saves energy by slowing down the
paths in fast stages. The first action shifts to the right and/or reduces the slope of
some PE vs f curves; the second action shifts to the left and/or increases the slope of
other curves. For the whole processor, we obtain the curve shown in Figure 5.1(d).
For the f considered, the result is a lower PE with potentially little or no energy cost.
Adapt: As an application executes, it changes the types of operations it performs.
As a result, its PE vs f curve also changes. A final class of techniques adapts the f of
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the processor dynamically, to keep it as high as possible while maintaining PE low at
all times (Figure 5.1(e)).
5.3 Techniques to Mitigate Timing Errors
We now propose one example of each of the four classes of techniques to mitigate
variation-induced errors.
5.3.1 Tilt: Replicated Subsystem without Gate Sizing
After a pipeline stage or FU has been designed, designers typically proceed to reduce
its power and area by decreasing the width (W) of the transistors in the non-critical
paths — since a transistor’s power and area are proportional to W. This process is
called gate sizing [73]. Because a transistor’s delay is ∝ K1 + K2/W , non-critical
paths become slower, while the overall circuit still runs at the same f. The impact on
our framework is that, since more paths are close to critical, the PE curve becomes
steeper.
The technique that we propose is to have two implementations of a FU side-by-
side on the chip. Both FUs contain the same circuit, but one is gate sized (Normal
design) and the other is not (LowSlope design). Although LowSlope is less power-
efficient than Normal, it has a lower-sloped PE vs f curve. Consequently, if the pair
of FUs falls on a chip area with fast transistors, since the FUs will not limit the
processor frequency, we enable Normal and disable LowSlope — the processor will be
more power efficient. If the pair falls on an area with slow transistors and limits the
frequency of the processor, we enable LowSlope and disable Normal — the processor
will cycle at a higher f for the same PE.
We implement this technique in the most critical (typically, the hottest) FUs: we
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replicate the integer ALU unit and, inside the FP unit, replicate the set composed of
adder and multiplier. Due to the area and layout implications discussed in Section 5.5,
we conservatively add one extra pipeline stage between the register file read and the
execute stages.
We have explored using different adder (e.g., Kogge-Stone or Ladner-Fisher) or
multiplier algorithms in the two FUs. In practice, their PE curve slopes are very
similar.
5.3.2 Shift: Resizable SRAM Structures
A technique that has been proposed for RAM structures such as caches or queues is
to dynamically disable sections of them to reduce power, access time or cycle time
(e.g., [17]) — since smaller structures are faster. In these schemes, transmission gates
separate structure sections; disabling transmission gates reduces the structure size.
We propose to use this technique to change PE in an environment with variation.
On chips where the RAM structure falls on a fast region, the whole structure is kept
(Large design). On chips where it falls on a slow region and limits the chip’s f, we
disable a fraction of the structure (Small design). With shorter buses to charge,
most of the paths in the structure speed up, largely pushing the PE curve to the
right. Consequently, at any f, Small’s PE is lower than Large’s. A shortcoming is
that downsizing may decrease IPC. However, we now have room to trade more PE
for higher f and still come out ahead in performance.
We implement this technique in the integer and FP issue queues, since they are
some of the most critical stages in the pipeline. We enable an issue queue to operate
at either full or 3/4 capacity.
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5.3.3 Reshape: Fine-Grain ABB and ASV Application
ABB and ASV have been used to speed up slow sections of a chip and reduce the
power of fast sections of the chip [20, 89]. Using them in our framework reshapes the
PE curve as in Figure 5.1(d): speeding up the slow pipeline stages pushes to the right
and reduces the slope of the lower part of the curve; slowing down and saving power
on the fast pipeline stages pushes to the left and increases the slope of the upper part
of the curve.
5.3.4 Dynamic Adaptation
Several algorithms have been proposed to dynamically change parameters such as
voltage, frequency, or cache size to adapt to application demands (e.g., [27, 38]). In the
context of mitigating parameter variation, the key difference is that the problem has
a very high dimensionality. The reason is that, to be effective, we need to sense from
and actuate on many chip localities — as many as regions with different parameter
values. For this reason, we propose using machine learning algorithms: they enable
rapid adaptation in multiple dimensions with minimal computation cost. Due to the
novelty of the problem, we describe a solution in detail.
5.4 Dynamic Adaptation for Timing Errors
We examine the dynamic application of the error-mitigation techniques of Sections 5.3.1
to 5.3.3 to boost the processor frequency when there is room in the tolerable PE,
power, and T. Since we apply different ABB and ASV to 15 subsystems in a processor
(mostly different pipeline stages), the algorithm has a high dimension. Consequently,
we propose to have a software-based fuzzy controller. Every time that a phase change
is detected in the application, the processor is interrupted and the controller algo-
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rithm runs on it. The algorithm uses software data structures that contain fuzzy
rules built by the manufacturer in a learning phase. Next, we describe the problem
statement, the algorithm, and its implementation.
5.4.1 Optimization Problem Statement
Every optimization problem has a set of outputs subject to constraints, a final goal,
and a set of inputs.
Outputs. There are 33 outputs: (i) the core frequency, (ii) the Vdd and Vbb of each
of the 15 subsystems in the processor, (iii) the size of the issue queue (full or 3/4),
and (iv) which FU set to use (normal or not gate-sized). The last two outputs apply
to integer or FP units depending on the type of application running.
Constraints. There are three: (i) no point can be at T higher than TMAX , (ii) the
processor power cannot be higher than PMAX , and (iii) the total processor PE cannot
be higher than PEMAX . The reason for the latter is justified next.
Goal. Our goal is to find the f that maximizes performance. However, taking Equa-
tion 5.5 and finding the point where its derivative is zero is expensive. Instead, we
can find a very similar f with little effort if our goal is to maximize f subject to the
processor’s PE being no higher than PEMAX — if we choose an appropriate PEMAX .
Specifically, the PE(f) curve in Figure 5.1(a) is so steep that the range of f between
PE = 10
−4 and PE = 10−1 errors/instruction is minuscule (only 2–3%). Moreover,
for typical values of CPIcomp, CPImem, and rp in Equation 5.5, PE = 10
−4 renders
CPIrec negligible, while PE = 10
−1 renders CPIrec so high that Perf has already
dropped. Consequently, if we set our goal to maximize f subject to PE being no
higher than PE = 10
−4, we obtain an f and a Perf that are both very close to the
optimal ones.
Inputs. We need inputs that enable us to compute the T, Psta, and Pdyn of each
107
subsystem. Such values are given by:
T = TH +Rth ∗ (Pdyn + Psta) (5.6)
Pdyn = αCV
2
ddf (5.7)
Psta = KVddT
2e−qVt(T )/kT (5.8)
Vt(T ) = Vt0 + k1(T − T0) + k2Vdd + k3Vbb (5.9)
Equation 5.6 gives the steady-state T as function of the temperature1 of the com-
mon heat sink (TH) and the thermal resistance of the subsystem (Rth). In Equa-
tion 5.7, α is the activity factor of the subsystem in accesses per cycle. In Equa-
tion 5.8, K is a constant for the subsystem. Finally, in Equation 5.9, to compute Vt
at T, we need to know its value Vt0 at a reference temperature T0. The effect of T,
Vdd and Vbb on Vt is captured by constants k1, k2, and k3 [62].
In these equations, the inputs to our control algorithm are TH , Rth, α, K, Vt0, and
f — the rest are either outputs (Vdd, and Vbb), constants, or intermediate parameters.
Among the inputs, Rth, K, and Vt0 are per-subsystem constants that the manufacturer
can measure with small circuits and store on chip. TH can be measured with a single
T sensor on the heat sink. Since the thermal time constant of the heat sink is of
the order of tens of seconds [79], it only needs to be measured every few seconds.
Finally, within a program phase, α does not change much [78]. We can measure its
average value at the beginning of every phase with performance counters similar to
those already available. Adding up all inputs, we get 62 inputs, of which only 16 need
to be sensed.
1This equation neglects lateral heat conduction, which can be ignored due to the high lateral
thermal resistances.
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5.4.2 General Optimization Algorithm
To make the problem tractable, we propose to solve it by selecting a good solution in
each of the 15 subsystems independently, and then modifying them slightly to make
them compatible. We proceed in two steps, namely the freq and power algorithms.
In the freq algorithm, each subsystem i independently finds the maximum fre-
quency f imax at which it can cycle using any value of ABB and ASV, without violat-
ing the temperature (TMAX) or error rate (PEMAX/15) constraints. Then, we select
the core frequency fcore to be the minimum of all f
i
max. Finally, in the power algo-
rithm, each subsystem i independently finds the V idd and V
i
bb that, at fcore, minimize
the power consumed by the subsystem without violating TMAX or PEMAX/15. An
overview of the overall process is shown in Figure 5.2. In the two algorithms, each
subsystem i takes the 5 inputs described in Section 5.4.1, which we represent with
superscript i.
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Figure 5.2: Overview of the general optimization algorithm.
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frequency outcomes for
the replicated FU.
This approach gives a good solution because, in practice, the subsystems are very
independent. We are neglecting lateral heat conduction across subsystems that could
change T; in practice, lateral heat conduction is typically very low [79]. Moreover,
we are limiting each subsystem to the same PEMAX/15; in practice, only one or two
subsystems will be critical and determine the whole processor’s PE, and for them
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PEMAX/15 or PEMAX produces a similar frequency. Finally, we are not limiting the
per-subsystem power, and some subsystems could consume so much power that the
processor as a whole could violate PMAX ; in practice, many subsystems see their f
i
max
reduced by a lot to converge to fcore. The result is that, after the power algorithm,
the overall power is always much lower than PMAX .
The FU replication technique is handled as follows. We run the freq algorithm for
each of the two FUs, and generate two f imax: fnormal for the normal FU and fnon−gs for
the non gate-sized one. To decide which of the two FUs to enable, we compare fnormal
and fnon−gs to the minimum value of f imax for the all the other subsystems in the
processor, which we call Min(f)rest. The possible relative values of these frequencies
create three cases, shown in Figure 5.3. If fnormal < Min(f)rest like cases (i) and
(ii), the FU is critical and, therefore, we enable the non-gate sized implementation
to maximize frequency. Otherwise, like case (iii), we enable the normal one to save
power.
The issue queue resizing technique is handled differently. The reason is that
the two queue sizes result in different processor CPIs, even cycling at the same f.
Consequently, at the beginning of each phase, we take several µs to estimate with
counters the CPIcomp with either queue size, namely CPIcomp1.00 and CPIcomp0.75 . We
then run the freq algorithm for each queue size and, together with the f imax of all the
other subsystems, compute the frequency we would select for the core, namely fcore1.00
and fcore0.75 . Finally, we compare the estimated performance given in Equation 5.5
with either CPIcomp1.00 and fcore1.00 , or with CPIcomp0.75 and fcore0.75 , and enable the
queue size that delivers the maximum value.
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5.4.3 Implementation
Implementation of the freq and power Algorithms
The freq and power algorithms are non-linear, multidimensional problems that have
no analytic or simple algorithmic solution. In this section, we outline an exhaustive
solution and then our proposed, fuzzy-controller based solution.
Exhaustive Algorithm. In this algorithm, we start from a finite set of values for
each of f, Vdd, and Vbb, and exhaustively try all possible combinations to select the
best one for the subsystem subject to constraints. Specifically, in the freq algorithm
for subsystem i, we compute, for each f, Vdd, and Vbb value combination, the resulting
subsystem T and PE. We select as f
i
max the maximum f that does not violate the
TMAX or PEMAX/15 constraints. In the power algorithm, we take fcore and compute,
for each Vdd and Vbb value combination, the resulting subsystem T, PE, and power. We
select the Vdd and Vbb combination that, while not violating the TMAX or PEMAX/15
constraints, consumes the lowest power. Unfortunately, Exhaustive is too expensive
to execute on-the-fly.
Fuzzy Controller Algorithm. Fuzzy Controllers (FC) are used when we know
there is a relationship between a multidimensional input and an output but we do
not know the form of the function [95] — and therefore non-linear regression cannot
be used. An FC learns a set of rules during a training phase, stores them, and uses
them later-on in deployment to provide accurate answers to queries. The advantages
of using an FC for each subsystem’s freq and power algorithms are FC’s good accuracy
and very low response time. In our scheme, we use a software FC implementation.
An FC operates on two matrices called µ and σ, and a column vector of the same
number of rows (Figure 5.4(a)). Each row is a fuzzy rule, and the column vector
has its output. The number of columns in each matrix is equal to the number of
variables per input vector. In the training phase (Figure 5.4(b)), we train the FC
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with thousands of training examples to fill the matrices and vector (Appendix 6).
A training example is an input vector along with its correct output. We generate
each example using Exhaustive — this would be done oﬄine at the vendor site. In
the deployment phase (Figure 5.4(c)), the FC takes an input vector and produces an
estimated output (Appendix 6).
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Figure 5.4: Operation of a Fuzzy Controller (FC).
In the freq algorithm, the 5 inputs shown in Figure 5.2 are fed to a FC whose
output is fmax; in the power algorithm, there are two FCs — one for output Vdd and
one for output Vbb. Their inputs are the 6 shown in Figure 5.2.
Controller System Interface
The controller system consists of a set of privileged-mode software routines and data
structures that implement FCs for each subsystem. Figure 5.5 shows its interface. It
reads a sensor of TH and performance counters that provide α
i for each subsystem.
In addition, it reads per-subsystem thermal sensors [79] to detect overheating, a core-
wide power sensor to detect power overruns, and a core-wide PE counter from the
TS system (Section 5.2.2) to detect error-rate overruns. When a hardware-based
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application phase predictor like the one by Sherwood et al. [78] detects a new phase,
it interrupts the processor and the controller routines are executed.
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Figure 5.5: Controller in-
terface.
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Figure 5.6: Timeline of the adaptation algorithm.
Timeline
Figure 5.6 shows the timeline of the dynamic adaptation algorithm. The phase de-
tector detects a new phase on average every ≈ 120ms, and interrupts the processor.
If this phase has been seen before, a saved configuration is reused; otherwise, the con-
troller attempts to find a good configuration. For that, it first lets the application run
for ≈ 20µs, while counters estimate each subsystem’s new activity factor α. During
this period, counters also estimate CPIcomp with the full-sized issue queue (for the
first half of the period) and the 0.75 configuration (for the second half). As per Sec-
tion 5.4.2, these CPIs are used to resize the integer or FP issue queue — depending
on the type of application running.
Subsequently, the controller routines take over the CPU and execute. Based on
the number of instructions needed, we estimate that a 6GHz processor takes about
113
6µs to run them. This is the only time when the application is not running. After the
new configuration is chosen, the application runs again and the system transitions
to the selected fcore and per-subsystem Vdd and Vbb. While the transition latency
depends on the magnitude of the change required, we estimate it is at most 10µs.
Due to inaccurate estimation, the final configuration may not be optimal. If it is
too aggressive, a sensor may log a constraint violation — a thermal/power violation
within a thermal time constant (≈ 2ms) or an error constraint violation sooner. In
this case, the system performs a minor readjustment, which involves decreasing f
exponentially — by 1 100MHz step, then 2 steps, 4, and 8 without running the
controller — until the configuration causes no violation, and then gradually ramp up
f in constant 100MHz steps up until right before when the violation occurred.
If, instead, no violation occurs, we assume that the configuration was not ag-
gressive enough. In this case, we increase f every thermal time constant (≈ 2ms) in
100MHz steps. Eventually, a constraint will be violated and we will back f down one
step. All these small f changes to prevent violations or to find the best point are
called retuning cycles (Figure 5.6). They do not involve re-running the controller.
Finally, every 2-3s, the TH sensor is refreshed.
5.5 Evaluation Environment
5.5.1 Architecture Modeled
We model a CMP chip with four 3-issue cores similar to the AMD Athlon 64 at
45nm technology. We use constant electric field scaling to scale all dimensions. Each
core has two 64KB L1 caches, a private 1MB L2, and hyper-transport links to the
other cores. We estimate a nominal (i.e., without variation) frequency of 6GHz with
a supply voltage of 1V. Figure 5.7(a) shows some characteristics of the architecture.
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FPUnit
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FPMap memory
IntALU logic
Type
                
ABB:
From 3.6GHz to over 6GHz in 100MHz steps
From −500mV to 500mV in 50mV steps
From 800mV to 1200mV in 50mV stepsASV:
f:
µ σ/µ φ
Leff:       : 0.5 x Vt’sσ/µ σ/µ
Vt:    : 150mV at 100C;         : 0.09;     : 0.5
MAX MAX H_MAX E_MAX
−4
P       =30W/proc, T       =85C, T         =70C, P         =10  err/inst
Parameter changes
Round trip latency in cycles from processor to:
Tech: 45nm; Vdd: 1V; Frequency (without variation): 6GHz
L1: 2; L2: 8; Memory: 208
Replicated units:
IntALU subsystem (3 add/shift + 1 mult): 0.55% proc area
1 FPadd + 1 FPmult: 1.90% proc area
Resized units:
68−entry integer issue queue
32−entry FP issue queue
Fuzzy controller system:
Each FC: 25 rules; 10,000 training examples
Phase detector: 32 buckets; 6 bits/bucket
Process parameters:
Number of chips per experiment: 100
(d): Additional area due to VATS
Area (% Proc)Source
ABB/ASV 2.00
Checker 7.00
IntALU Repl 0.72
FPAdd/Mul Repl 2.47
I−Queue Resize 0.00
Phase Detector 0.25
Sensors 0.10
Total 12.54
                (c): Logical organization of the checker
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memory
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Decode logic
(a): Some parameter values
(b): Subsystems used
Figure 5.7: Characteristics of the system modeled.
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A core’s pipeline has 12 stages. We map the subsystems shown in Figure 5.7(b) to
the different pipeline stages. There are three types of subsystems: memory, logic
and mixed. Memory and Logic subystems correspond to SRAM/CAM arrays and
purely combinational logic blocks respectively. Mixed subsystems have both logic
and memory components. For reasons of simplicity, we assume a 50% contribution
for each. The timing of the caches is modeled with CACTI 4.0.
The frequency changes in Intel XScale style, where changes can be effected in
10µs. Vbb and Vdd are adjusted on a per-subsystem basis, and change in a manner
following [89]. Figure 5.7(a) shows the ranges and step sizes of the changes. Based
on [20, 88], we estimate that the area overhead of ABB and ASV is ≈ 2% (Fig-
ure 5.7(d)).
Each core has a checker like DIVA [96] to detect and tolerate core errors (Fig-
ure 5.7(c)). The checker is sped up with ABB and ASV so that it runs at 5.6GHz
without any errors. It has a 4KB L0 D-cache, a 512B L0 I-cache, and a 32-entry queue
to buffer instructions retiring in the processor. To ensure that the checker reads L1
reliably, the L1 is augmented with the SRAM Razor scheme [52], which adds du-
plicate sense amplifiers to L1. L1 reads are performed with speculative timing for
the core, and then a fraction of a cycle later with safe timing for the checker. Since
checker design is not our contribution, we do not elaborate further. From [52, 96], we
estimate that it adds ≈ 7% of processor area (Figure 5.7(d)).
FU Replication Technique. We replicate the integer ALU unit and, inside the
FP unit, replicate the set composed of adder and multiplier. To estimate the area,
power, and timing of non gate-sized FUs, we use [7]. Although their circuits are not
ALUs, we consider them representative. On average, non gate-sized FUs consume
30% more area and power, and their path delay distribution changes such that the
mean decreases by 25% and the variance doubles. From this, and the FU area shown
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in Figure 5.7(a), it follows that integer and FP FU replication adds 0.72% and 2.47%
of processor area (Figure 5.7(d)).
Since replication lengthens the wires that connect the register file to the FUs,
we conservatively add one additional pipeline stage between the register file read
and the execute stages. While this increases the load-misspeculation and branch-
misprediction loops by one cycle, the overall performance impact is small. Moreover,
since this cycle is added to all FUs and does not affect the execution of back-to-back
instructions, the scheduler complexity is unaffected.
SRAM Resizing Technique. We resize the integer and FP issue queues (Fig-
ure 5.7(a)), so that each can operate at either full or 3/4 capacity. This technique
adds no extra area (Figure 5.7(d)).
Dynamic Adaptation Technique. The fuzzy controller routines have ≈ 120
Kbytes of data footprint. For each Fuzzy Controller (FC), we chose to have 25 rules
and train them with 10,000 randomly-selected examples generated with Exhaustive;
these settings give good results.
The hardware-based application phase detector uses basic-block execution fre-
quencies to detect new phases. It is the one proposed by Sherwood et al. [78]. Its
parameters are shown in Figure 5.7(a). Using CACTI 4.0, we estimate that it adds
≈ 0.25% of processor area (Figure 5.7(d)). The detector is designed to detect T and
power phases as in [48]. It uses similar stability criteria as [48], and obtains similar
phases. We observe an average phase duration for Spec applications of ≈ 120ms.
This is long enough to justify our optimizations at phase boundaries.
Finally, there is a set of sensors as described in Section 5.4.3. We estimate their
area overhead to be ≈ 0.1% (Figure 5.7(d)). Consequently, the total area overhead
of our VATS system is 12.54%.
Process Variation. Wemodel Vt and Leff variation using the model of Section 4.2.1.
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For Vt, we use empirical data from Friedberg et al. [29], to set σ/µ to 0.09. Follow-
ing [53], we use equal contributions of the systematic and random components. Con-
sequently, σsys/µ = σran/µ =
√
σ2/2/µ = 0.064. Finally, since Friedberg et al. [29]
observe that the range of spatial correlation is around half the length of the chip, we
set φ to 0.5. For Leff , we use ITRS projections [2] that set Leff ’s σ/µ design target
to be 0.5 of Vt’s σ/µ. Consequently, we use σ/µ=0.045 and σsys/µ = σran/µ = 0.032
(Figure 5.7(a)). Knowing µ, σ, and φ, we generate a per-chip personalized Vt and
Leff map using the geoR statistical package [74] of R [72]. We use a resolution of 1M
cells per chip. Each individual experiment is repeated 100 times, using 100 chips that
have a different Vt and Leff map generated with the same µ, σ, and φ.
5.5.2 Modeling Performance, Power, and Temperature
We model performance with a cycle-accurate simulator of the chip architecture run-
ning all SpecInt and SpecFP 2000 codes — except vortex and equake, which fail to run.
A workload consists of running four instances of the same application at a time, one
on each core. Each data point in our evaluation reports the average of all workloads,
each running on all 100 chips.
The simulator is augmented with the dynamic power (Pdyn) models fromWattch [16],
CACTI 4.0, and Orion [94] to estimate Pdyn at a reference technology and frequency.
In addition, we use HotLeakage 1.0 [99] to estimate static power (Psta) at the same
reference technology. Then, we obtain ITRS scaling projections for the per-transistor
dynamic power-delay product, and for the per-transistor static power [3]. With these
two factors, we can estimate Pdyn and Psta for the scaled technology and frequency
relative to the reference values. We use a PMAX=30W per processor.
We use HotSpot 3.02 [79] to estimate T. We use the iterative approach of Su
et al. [85] until convergence to estimate T, total power, and leakage power. We set
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TMAX=85
oC, THMAX=70
oC, and as per Section 5.4.1, PEMAX = 10
−4 err/inst.
With this setup, we model the environments of Table 5.1 and combinations of
them.
Environment Explanation
Baseline Plain processor with variation effects
TS+ABB+ASV TS + techniques of Section 5.3.3
TS Baseline + Diva checker for timing speculation
TS+Dyn TS + dynamic adaptation of f (no other optimization)
TS+FU TS + FU replication technique of Section 5.3.1
TS+All TS + FU + Queue + ABB + ASV + Dyn
TS+Queue TS + issue-queue resizing technique of Section 5.3.2
NoVar Plain processor without any variation effects
Table 5.1: Key environments considered.
5.6 Evaluation
Our main goal is to estimate the relative performance and power of the environments
in Table 5.1. This is done in Section 5.6.2. We also show that PE, power, and f (or
performance) are tradeable quantities (Section 5.6.1) and characterize the dynamic
adaptation technique (Section 5.6.3).
5.6.1 Error Rate, Power, and Frequency Are Tradeable
In our processor, PE, power, and f (or performance) are tradeable quantities. To show
it, we experiment with one application (swim) running on one sample chip. For the
TS environment, Figure 5.8(a) shows the PE vs frequency curves of all the processor’s
subsystems (left y-axis) and the resulting processor performance (right y-axis). Both
frequency (fR) and performance (PerfR) are relative to NoVar. The PE curves are
labeled based on the type of subsystem.
The PE curve of each subsystem starts at a different x coordinate and has a
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Figure 5.8: Trading-off error rate, power, and frequency (or performance).
different slope. The memory subsystems have steeper slopes because their paths are
very homogeneous — the opposite is the case in logic subsystems. As indicated in
Section 5.2.2, the PerfR curve first increases and then, due to the exponential nature
of the sum of the PE curves, sharply dips. The figure shows that, with TS, the
processor runs optimally at fR = 0.91 (that is, slower than NoVar) and delivers a
PerfR = 0.92 (again, lower than NoVar). This is much better than under Baseline,
which cannot tolerate any error. Indeed, Baseline can only run at the fR where the
leftmost PE curve in Figure 5.8(a) intersects the x-axis (fR = 0.84).
We now add ABB and ASV (TS+ABB+ASV plot in Figure 5.8(b)). This figure
is different than Figure 5.1(d), where we applied a per-subsystem ABB/ASV setting
and then varied the frequency. In Figure 5.8(b), the per-subsystem ABB/ASV setting
applied is different at each fR — it is the one chosen by our Exhaustive power algo-
rithm of Section 5.4.3 for that fR. For each fR, this algorithm exhaustively finds the
per-subsystem Vdd and Vbb that minimizes processor power under TMAX and PEMAX
constraints.
From the figure, we see that, for each fR, the algorithm finds a configuration where
the sum of all PE curves is ≈ 10−4 errs/inst, which is PEMAX . This is accomplished
by speeding up slow subsystems and saving power on fast ones as in Figure 5.1(d)
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so that, at this fR, total PE reaches PEMAX but no more. For high fR, it becomes
increasingly power-costly to keep PE ≤ PEMAX . Eventually, the power constraint is
reached, and no further ABB/ASV can be applied to speed up slow subsystems and
keep PE ≤ PEMAX — some PE curves escape and PerfR plunges. Overall, however, by
keeping PE under control, we have moved the peak of the PerfR curve up and to the
right: the optimal fR is 1.04 and the optimal PerfR is 1.02 — higher than NoVar’s.
We can gain further insight by focusing on one subsystem, and extending its PE
vs fR graph with power (P) as a third axis. This is shown in Figure 5.8(c) for the
integer ALU. We use an algorithm that searches the whole ABB/ASV design space
and plots the set of best resulting 3-tuple (PE, P, fR) under no constraints. Point A
in the figure shows the conditions at the optimal fR in Figure 5.8(b).
If we draw line (1) at constant P through A, we obtain the familiar PE vs fR
curve: as fR grows, PE first remains at zero and then suddenly increases very steeply
to reach one. If we are willing to spend more P in this subsystem (line (2)), the
subsystem supports a higher fR before PE reaches a given level. We see, therefore,
that power and error rate are tradeable quantities. If the goal is to increase fR, we
can either pay with a higher P consumption for a given PE, or with a higher PE for
a constant P. The figure also shows that at constant PE (a horizontal plane), higher
fR can be obtained with higher P — a well-known trade-off.
Finally, Figure 5.8(d) replaces fR with the PerfR of the processor. Point A is also
shown. If we draw line (1) at constant P through A, we obtain a familiar curve: as we
increase PE, PerfR first increases slowly and then drops abruptly. At the maximum
point, we can further increase PerfR at the cost of consuming more P.
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5.6.2 Evaluating Frequency, Performance and Power
Figure 5.9 shows the frequency of the different environments of Table 5.1 plus all com-
binations of them, all relative to NoVar. The figure is organized into four groups of
bars, corresponding to no support for FU-replication or queue-resizing (No opt), sup-
port for only the former (FU opt), only the latter (Queue opt), and both (FU+Queue
opt). In each group, from left to right, we have TS only, TS with ABB, TS with ASV,
and TS with both. Each bar has three environments: the dot is the frequency with-
out the dynamic adaptation technique, the bar includes dynamic adaptation, and the
segment on top of the bar shows the effect of using Exhaustive. Finally, the horizontal
line is the frequency of Baseline.
1 4 5 26 3 7 8
Figure 5.9: Frequency of different environments (geometric mean).
The horizontal bar shows the effect of process variation: Baseline only reaches
78% of NoVar’s f. If we add support for TS (setting 1 in the figure), f increases to
90%. This shows that while the error tolerance of TS helps, it cannot by itself recover
all the f lost to variation.
We now add the error-mitigating techniques of Section 5.3 individually. TS+FU
and TS+Queue (settings 2 and 3) barely improve over TS. The reason is that different
chips have different critical subsystems, and only a few chips benefit from speeding-up
the ALU or issue queue. TS+Dyn (setting 4) is also ineffective: at every phase of an
application, some subsystems limit f. TS+ABB+ASV (setting 5) manages to push
f to 95%, thanks to the fine-grain application of the two voltage techniques on the
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limiting subsystems. In addition, by speeding up the limiting subsystems out of the
critical path, it enables further optimizations.
Specifically, TS+ABB+ASV+Dyn targets ABB+ASV to the limiting subsystem(s)
of each phase. The result is that average f reaches 110% (setting 6). We have bought
back all the f lost to variation and more. Moreover, in this environment, the lim-
iting subsystems are the hottest, which ABB+ASV cannot speed-up further due to
T constraints. Such systems are, consistently, the issue queue and the FUs (in this
order). As a result, enabling Queue next (TS+ABB+ASV+Dyn+Queue, setting 7)
boosts f to 120%. Finally, enabling FU as well (TS+All, setting 8), pushes f to 126%,
substantially higher than without variation.
Overall, we see that ABB+ASV is an enabling technique. Although expensive,
Dyn is highly effective when ABB+ASV is present. Finally, Queue and FU are most
effective when ABB+ASV+Dyn are present, since they target the subsystems that
are limiting then. Finally, Exhaustive (segment on top of the bars) is not better than
our fuzzy controller algorithm.
Figure 5.10 shows the performance of these environments normalized to No-
Var. The figure is organized as Figure 5.9. We see that Perf follows the same
trends as f, except that the magnitude of the changes is smaller — some Perf is
lost to memory accesses and recovery. Specifically, Baseline is 82% of NoVar. TS
(setting 1) and TS+ABB+ASV (setting 5) reach 90% and 96%, respectively. If
we add Dyn (TS+ABB+ASV+Dyn, setting 6), Perf reaches 104%. Adding Queue
(TS+ABB+ASV+Dyn+Queue, setting 7), and then FU (TS+All, setting 8), we ob-
tain a Perf of 115% and 118%, respectively. With all techniques, we reach Perf=118%
— substantially higher than NoVar’s.
Overall, we feel that all techniques are cost-effective. Relative to Baseline, as
we successively add TS, ABB+ASV, Dyn, Queue, and FU, processor performance
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Figure 5.10: Performance of different envi-
ronments (geometric mean).
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Figure 5.11: Power of different environ-
ments (arithmetic mean).
improves by 10%, 17/%, 27%, 40%, and 44%, respectively. The processor now runs
much faster than without variation. Using Exhaustive instead of our fuzzy controller
makes no difference.
Figure 5.11 shows the average power consumed, including Pdyn and Psta for core
and L1 and L2 caches. As per Section 5.5, we set PMAX to 30W. We see that the
average power for NoVar is 25W — although some chips reach 30W at certain points
of high activity and T — while Baseline consumes 17W. The latter runs at lower
f and has lower Pdyn and Psta. As we add techniques, the power tends to increase,
although its actual value depends on many variables. With all techniques (TS+All,
setting 8), the power of both individual chips and the average gets very close to 30W.
Our fuzzy controller algorithm has a PMAX constraint. We also see that Exhaustive’s
environments consume only slightly less power.
5.6.3 Characterizing the Dynamic Adaptation Technique
While we could evaluate many aspects of this technique, space limitations force us
to focus on two: how well the fuzzy controller works relative to Exhaustive and the
impact of retuning cycles. Table 5.2 shows the difference between the values of f, Vdd,
and Vbb selected by the fuzzy controller at phase boundaries and those selected by
Exhaustive. We show the difference in absolute value and relative to nominal values
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Param. Environment | Fuzzy Controller - Exhaustive | (% of Nominal)
Memory Mixed Logic
TS 168 (2.8%) 146 (2.4%) 170 (2.8%)
Frequency TS+ABB 170 (2.8%) 135 (2.2%) 149 (2.5%)
(MHz) TS+ASV 450 (7.5%) 410 (6.8%) 160 (2.7%)
TS+ABB+ASV 176 (2.9%) 162 (2.7%) 146 (2.4%)
Vdd TS+ASV 17 (1.7%) 24 (2.4%) 14 (1.4%)
(mV) TS+ABB+ASV 16 (1.6%) 22 (2.2%) 22 (2.2%)
Vbb TS+ABB 72 (–) 69 (–) 76 (–)
(mV) TS+ABB+ASV 115 (–) 129 (–) 124 (–)
Table 5.2: Difference between fuzzy controller and Exhaustive selections in
absolute value and relative to nominal.
of f and Vdd (Vbb’s nominal value is 0). The values are average for memory, mixed, and
logic subsystems. From the table, we see that, in practically all cases, f and Vdd differ
by a very small percentage. In Vbb, the absolute differences are higher than in Vdd.
While such inaccuracy typically leads to more power consumption than Exhaustive,
it causes no significant violations of TMAX , PEMAX or PMAX , as we see next.
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Figure 5.12: Outcome of the fuzzy controller system.
When the fuzzy controller algorithm selects a configuration, any of the five out-
comes shown in Figure 5.12 is possible. One is for the configuration to require no
change (NoChange). This is the case when no constraint is violated and the first
increase in f (Section 5.4.3) causes a violation that requires f to return to its original
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value. The second case (LowFreq) is when no constraint is violated but, through re-
tuning cycles, we increase f. The third case (Error) is when the configuration causes
an immediate PEMAX violation and, as a result, we reduce f. The last cases (Temp
and Power) are when, after about a thermal time constant, TMAX or PMAX (but no
TMAX), respectively, is violated. In both cases, we reduce f.
The bars in Figure 5.12 are organized as in previous plots. NoChange dominates
for TS and, together with LowFreq, account for most or at least about 50% of all the
bars. Temp cases are infrequent. Thanks to the correcting retuning cycles in four
of the five cases, the fuzzy controller delivers a Perf and power similar to Exhaustive
(Figures 5.10 and 5.11).
5.7 Related Work
Error Tolerance and Mitigation Framework. We are unaware of any work
similar to our framework based on the PE vs f curve, which evaluates error mitiga-
tion techniques according to how they affect the curve. The techniques we examine
(gate sizing, SRAM resizing, fine-grain ABB/ASV, dynamic adaptation) are known
— although their application to reduce variation-induced errors we believe is novel.
Also, we do not contribute to timing speculation architectures. We simply reuse past
proposals, such as as Razor [28], DIVA [96], X-Pipe [92], and [58, 77, 91]. In fact,
two of these works [91, 92] have been suggested for an environment with parameter
variation.
Dynamic Optimization. Many schemes for dynamic adaptation of parameters such
as voltage, frequency, cache size, etc. have been proposed (e.g., [27, 38, 40, 81]). [62]
proposed the combined application of ABB, ASV, and frequency scaling. It derived
the optimal values using analytical techniques for just one subsystem. It does not
model errors and temperature. [56] solved the same problem with linear programming
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techniques. Hughes et. al. [40] used Lagrangian methods to find the optimal settings
of DVFS for multimedia benchmarks, and Srinivasan et. al. [81] used predictive
heuristic based approaches with a temperature contraint for the same.
However, these problems have low dimensionality — upto 5 inputs and 2-3 out-
puts at most. Secondly, the extra axis, errors, increase the complexity significantly.
Our’s is the first effort to dynamically optimize per-unit ABB, ASV, and additional
configuration options, giving rise to a problem with very high dimension (62 inputs
and 33 outputs) — which we feel will be common in variation-related problems. We
are the first to present a dimensional reduction that makes the problem tractable.
The fuzzy control methods we use are well-known [95].
5.8 Summary
This chapter explored the environment where processors are not designed for worst-
case parameter values and, therefore, need to tolerate variation-induced errors during
normal operation. In this environment, we made three contributions. First, we intro-
duced a novel framework called VATS that gives insight into how microarchitecture
techniques can mitigate variation-induced errors, and trade-off error rate for power
and processor frequency. As examples, we analyzed FU replication without gate siz-
ing, SRAM resizing, fine-grain ABB and ASV, and dynamic adaptation. Second, we
presented a high-dimensional dynamic adaptation technique that maximizes processor
performance when there is slack in error rate and power, together with an implemen-
tation based on a machine-learning algorithm. Finally, we evaluated the performance
and power impact of our chosen techniques to tolerate and mitigate variation-induced
errors.
Our results showed that a combination of microarchitecture techniques to tolerate
and mitigate variation-induced errors is a cost-effective approach to combat parameter
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variation. A worst-case design processor can only cycle at 78% of its potential, no-
variation frequency. With the best combination of our error mitigation and tolerance
techniques, and trading-off power and error-rate for higher frequency, we increased
the frequency by 61% on average — effectively cycling the processor 26% faster than
the no-variation frequency. Processor performance increased by 44% on average (or
18% over a no-variation processor), always within error-rate, power, and temperature
constraints. All techniques made a sizable contribution to the performance gains.
Moreover, the area cost was only 12.5% of the processor area.
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Chapter 6
Conclusion
In this thesis we tackle a very incipient problem. Uptil now processor reliability was
not a major concern for most consumers. But, with increasing complexity, decreasing
feature sizes, guaranteeing the reliability of hardware becomes very difficult. We took
a two pronged approach. We started out by classifying the “congenital” faults into
two types – logical and physical. The logical faults – bugs in RTL – require better
debugging hardware and software. In this regard we proposed CADRE that facilitates
this process. In spite of many such efforts, it has been impossible to produce a bug
free processor. Some bugs inevitably manage to slip through. Hence, we proposed
the Phoenix architecture that patches hardware bugs on the fly. In stark contrast,
the other category of faults, i.e. variation induced “physical faults”, are completely
unpredictable by nature. They can hit any subsystem and cause it to fail. Hence, it
became necessary to explicitly model the probabilities and provide methods for error
tolerance and reduction.
Let us now discuss the relative merits of the solutions. We note that both CADRE
and Phoenix have negligible power, performance and area overheads. CADRE uses
around 50 MB of storage per processor and provides reliable checkpointing intervals
that are upto a 1 second long. This is sufficient to debug hardware as well as com-
plicated parallel and system software. As compared to existing technologies like the
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Intel Debugging Platform [49] that provides 64 ms long intervals, CADRE represents
a 16 fold improvement. Sadly, the logging hardware required is non-trivial and might
not be acceptable to all customers for a myriad of reasons. Nonetheless, it can enjoy
applicability at the vendor’s side.
We show numerous examples in Chapter 3 of bugs escaping to the released version
of the processor. We need to take into account that such events are inherently un-
predictable and we need to live with bugs. The reconfigurable logic in Phoenix tries
to improve the situation by detecting and possibly recovering from a good chunk of
all the bugs. This solution has just 0.05% area overhead and 0.5% wiring overhead.
It is viable to put this functionality on released processors. But, we also need to
take into account that we are implicitly betting on the nature of the bug. We are
predicting that the bug will have concurrent conditions(see Section 3.2). Secondly,
we need to have the required portfolio of signals to capture the condition. In spite
of the probabilistic nature of this mechanism, Section 3.5.3 shows that we get good
coverage by just learning from past experience.
We see more examples of such probabilistic reasoning when we consider the second
class of problems – variation induced timing errors. Both random and systematic
process variation are extremely non-deterministic in nature. They have rendered
static timing analysis obsolete. We thus need statistical approaches to model the
timing behavior. We used such methods in Chapter 4 to derive a simple and generic
timing error model for processors with variation. A key advantage of this model is
that it is very easy to incorporate the effects of changes in temperature, body bias
voltage, threshold voltage, and effective length of transistors(see Section 4.3). The
other key point of this model is that all timing distributions are modeled as normal
distributions. Since it is very easy to handle normal distributions, the computational
complexity decreases a lot. In spite of all our approximations, we observe that our
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model correlates very well with experimental data as shown in Section 4.4.
We used this model for timing errors as a tool in Chapter 5. To the best of our
knowledge, this is the first comprehensive model for timing errors usable by computer
architects. The error rate curves derived from the model, have two immediate appli-
cations. We can do timing speculation, and influence the error curves. We do both.
We use existing proposals like DIVA [8] and RAZOR for memory [52] to detect and
correct timing errors. Due to the associated penalty per error, there is a maximum
performance point. Beyond this point the error rate jumps exponentially and perfor-
mance plummets. The next challenge was to influence the error curves. We proposed
two basic mechanisms – shift and tilt (see Section 5.2.3). In Section 5.3 we provided
examples of architectural techniques that shift, tilt or do both to the error curves,
sometimes with an associated power overhead. It thus became possible to tradeoff
errors for power and frequency. Along with architectural techniques, we also had the
circuit techniques, ABB and ASV, at our disposal.
Our large portfolio of circuit and architectural techniques created a massive opti-
mization problem with 62 inputs and 33 outputs. This problem had multiple nonlinear
constraints for errors, power and temperatures. In Section 5.4 we solve this problem.
The first task was to reduce the dimensionality of the problem by analyzing the na-
ture of the error curve. The resulting sub problems were still not small enough to be
solved online while a workload is executing. Hence, we used machine learning based
fuzzy algorithms implemented in software for an ultra-fast approximate solution. We
observed in Section 5.6 that our resulting error due to the fuzzy algorithm is small.
Using all our techniques we were able to get good speedups. With variation the
maximum allowable frequency decreased to 78% of the frequency without variation.
We were able to increase that to 126% using our full set of techniques. The similar
numbers for performance are 82% and 117.5% respectively. We thus, observe that we
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were able to recover all the losses due to variation and even gain speedups. All of this
is achieved with just an area overhead of 12.5%. The difficulties of this approach are
in designing checker processors, ensuring that they are correct, effectively training
the fuzzy logic module such that it produces correct outputs for a wide variety of
benchmarks and operating conditions.
From our modest effort in this thesis – Phoenix, Cadre, and VATS, we make
the following general observations. In the field of processor reliability, the nature of
problems is changing. As compared to soft errors that affect a small set of units that
are not protected with ECC, congenital faults can affect any unit. Their nature is
completely unpredictable and it is very difficult to guard against them. We would
need an overly conservative design to drastically reduce the probabilities of congenital
faults. Secondly, the solutions to avoid or tolerate such faults have to be global in
nature, because we do not know which subsystem is going to fail. This means that
such solutions will have very high dimensionality. We proposed an extensive PLA
network in Phoenix that covers the whole die, and for VATS we had a large array of
sensors and voltage controllers.
Now, it is extremely difficult to compute the optimal configurations of such net-
works. We need to resort to learning based approaches as traditional deterministic
reasoning is incapable of providing solutions to such complex problems. For Phoenix,
we learned the set of signals as well as the sizing rules from past experience. In VATS,
we use a fuzzy logic based learner to learn all the rules using a large set of training
examples. We thus observe that future problems in processor reliability deal with
probabilistic reasoning and very large problems. To deal with them we proposed one
paradigm in this thesis, i.e. learning based approaches. They are occasionally wrong,
but most of the time are correct and lead to very simple and efficient solutions.
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Appendix A: Fuzzy Logic
Fuzzy controllers have advantages over other machine-learning techniques such as
decision trees, perceptrons, and neural networks. First, a fuzzy rule has a physical
interpretation, which can be manually extended with expert information. Moreover,
unlike perceptrons, they support outputs that are not a linear function of the inputs.
Finally, they typically need fewer states and memory than decision trees, and fewer
training inputs and memory than neural networks.
Deployment Phase. Given an input vector X, the estimated output z is generated
using the structures of Figure 5.4 in three steps: (i) for a given input xj in the vector
and rule Fi, find the membership function (Equation 6.1); (ii) compute the output of
the whole rule Fi (Equation 6.2); and (iii) combine the outputs of all the rules to get
the final output (Equation 6.3).
Wij = exp
[
−
(
xj−µij
σij
)2]
(6.1)
Wi =
∏m
j=1Wij (6.2)
z =
∑n
i=1 (Wi × yi)
/∑n
i=1Wi (6.3)
Training Phase. The vendor-site training uses a large number of input vectors to
generate the n rules in a FC. With the first n vectors, we set µij to xij, which is the
value of the jth input in the ith vector. We set σij to random values smaller than 0.1
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and yi to the output of the i
th vector. Each of the remaining input vectors is used
to train all the rules as follows. In the kth step, an input vector will update rule i’s
µij, σij, and yi. Let η(k) represent the value of any of these parameters before the
update. Let dk be output estimated by the fuzzy controller for this input vector using
the deployment algorithm, and e the error calculated as e = (yi − dk)2. Let α be a
small constant representing the learning rate (0.04 in our experiments). As shown
in [95], the update rule is:
η(k + 1) = η(k)− α× ∂e
∂η
∣∣∣∣
k
(6.4)
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